Choose a country or area to see content specific to your location
確認您的國家或地區
請確認
Confirm your country to access relevant pricing, special offers, events, and contact information.
Explore dual-channel and ultra-wideband signal analysis for demanding RF workflows.
Get faster, clearer insights with our new multicore, 12-bit oscilloscope up to 33 GHz. Trade in your old oscilloscope and get credit toward a new XR8.
Bridging design and physical testing to evaluate drop, impact, shock, and vibration compliance before hardware exists.
Unlock your free upgrade to the next bandwidth tier.
Strengthen 1.6T network reliability for AI-scale workloads from transceivers to interconnects.
Pair Keysight VSA software with the new XA5 signal analyzer for advanced visualization, demodulation, and analysis — start your 30-day trial today.
With extra memory and storage, these enhanced NPBs run Keysight's AI security and performance monitoring software and AI stack.
Explore end-to-end workflows spanning IC design, validation, wafer test, and photonics.
Explore curated support plans, prioritized to keep you innovating at speed.
Maximize accuracy and performance with precision accessories engineered for Keysight instruments.
Purpose-built solutions engineered for the design and test challenges unique to your industry.
Use Cases mapped to every stage of your product lifecycle, from design through operations.
Success Stories
Authoritative application notes, data sheets, reference designs, and test procedures to accelerate design and validation decisions.
Hands‑on bootcamps that teach system design, test methods, and production workflows engineers can apply immediately.
Learning Hub
Explore methodologies, test strategies, and technical resources for designing, validating, and scaling AI systems and networks.
全年無休的自助服務入口網站
更多的產品支援資訊
更多可協助您加速創新的是德科技服務
先進設計系統（ADS）矽晶 RFIC 與 Virtuoso 互通性元件：
W2319EP 矽晶 RFIC 與 Virtuoso 互通性元件方便先進設計系統（ADS）使用者能夠編輯並模擬在 Cadence Design System 的 Virtuoso 軟體中建立的設計。使用者可以在 ADS 或 Virtuoso 中開始進行電路擷取，並接著在其他平台繼續進行設計。僅有呈現一種 OpenAccess 電路圖，而且使用者在 ADS（或是 Virtuoso）中所做的任何修改，都會被儲存到相同的設計資料庫。如此能夠實現各種使用者情境；例如，使用者開始在 ADS 中設計和模擬電路圖，包含執行微調／最佳化／產出、查看模擬結果、反向註記操作點等等，然後在 Virtuoso 開啟此電路圖執行部署。或是使用者想要在 ADS 中驗證在 Virtuoso 中建立的較大規模混合信號電路圖的關鍵射頻區塊特性。 ADS/Virtuoso RFIC 互通性元件特別針對矽晶圓廠製程設計，並倚賴已支援的 Virtuoso 基線製程設計套件（PDK）之可用性。
