尋找感興趣的產品?
K8220A PLD ISP Feature, GTE 10.00p
The PLD ISP feature allows the test developer engineer to specify a configuration bitstream file in VCL digital test file, much like programming a Flash memory device. The PLD ISP feature supports multiple PLD configuration data formats are supported including. Serial Vector Format (SVF), Standard Test And Programming Language (STAPL), Jam, Jam Byte Code (JBC) object files.
The PLD ISP feature allows the test developer engineer to specify a configuration bitstream file in VCL digital test file, much like programming a Flash memory device. The PLD ISP feature supports multiple PLD configuration data formats are supported including. Serial Vector Format (SVF), Standard Test And Programming Language (STAPL), Jam, Jam Byte Code (JBC) object files.
HIGHLIGHTS
A Programmable Logic Device (PLD) is used by designers when they need to set or change the function of the device installed on the circuit board. These devices are usually used in the NPI stage of the circuit board. To set the function of the PLD, it needs to be programmed.
The PLD ISP feature allows the test developer engineer to specify a configuration bitstream file in a VCL digital test file, much like programming a Flash memory device. The PLD ISP feature supports multiple PLD configuration data formats, including:
- Serial Vector Format (SVF)
- Standard Test And Programming Language (STAPL)
- Jam
- Jam Byte Code (JBC) object files
使用合適的工具提升您的工作技能
是德科技客服中心提供您需要的協助