Choose a country or area to see content specific to your location
Application Notes
As the operating speed of electronic circuits increases, signal integrity of printed circuit boards (PCB) drastically affects system performance. There is an increasing requirement for controlled impedance PCBs. Impedance tolerance becomes tighter from ± 10 % to ± 5% or even less, and impedance measurements with higher accuracy and better correlation are required as a result. Offset error compensation has been used as a standard compensation method for PCB impedance measurements. However, it has become more difficult to achieve the measurement accuracy and correlation required in PCB manufacturing. The result is lower product yield and measurement discrepancy between PCB suppliers and end users.
This application note describes the difficulties with offset error compensation in PCB impedance measurements and how to overcome them using Keysight’s ENA series network analyzers with TDR.
Unlock Content
Sign up for free
*Indicates required field
Thank you.
Your form has been successfully submitted.
Note: Clearing your browser cache will reset your access. To regain access to the content, simply sign up again.
×
Please have a salesperson contact me.
*Indicates required field
Thank you.
A sales representative will contact you soon.