Choose a country or area to see content specific to your location
PCIe 6.0® protocol validation requires both PCI-SIG®-mandated physical, data link, and transaction layer compliance testing and additional link training to characterize PCIe designs accurately. Link training and status state machine (LTSSM) ensures that data packets transfer reliably between link partners at speeds up to 64 GT/s. Important considerations include signal integrity, fast link equalization, calibration, testing support for multiple lanes, support for multiple form factors, and backwards compatibility for prior generations.
A PCIe 6.0 protocol test setup requires a protocol analyzer and an exerciser. A protocol exerciser emulates both PCIe root complex and endpoint devices. The protocol analyzer acquires, records, decodes, and analyzes complex data from the physical layer through the transactional layer. Automated software solutions enable developers to create robust test cases for quick, repeatable testing and debugging of any detected errors.
How to Perform PCIe® 6.0 Protocol Validation
The PCIe® 6.0 Protocol Testing solution consists of both hardware and software. The P5573A Protocol Exerciser, with the combination of the P5577PSWA Protocol Exerciser Traffic Analysis Software, provides a complete and total test solution for PCIe 6.0 protocol testing.
Standards |
|
How to Perform PCIe® 6.0 Protocol Validation
The PCIe® 6.0 Protocol Testing solution consists of both hardware and software. The P5570A Protocol Analyzer, with the combination of the P5576PSWA Protocol Analyzer Traffic Analysis Software, provides a complete and total test solution for PCIe 6.0 protocol testing.
Standards |
|
Max Data Rate | 64GT/s |
How to Perform PCIe® 6.0 Protocol Validation
Keysight P5573A PCIe 6.0 Protocol Exerciser gives the flexibility in providing realistic traffic to devices under test and also able to emulate as a complex host system
Standards |
|
Max Data Rate | 64 GT/s |
How to Perform PCIe® 6.0 Protocol Validation
Keysight PCIe 6.0 Protocol Analyzer redefines protocol debugging and validation through a new innovative CEM card form factor, bringing vast improvement in signal integrity and equalization with instant link-up to systems as well as devices under test
Standards |
|
Max Data Rate | 64 GT/s |
How to Perform PCIe® 6.0 Protocol Validation
The Keysight P5563B PCIe 6.0 Protocol Test Backplane provides a convenient means for testing PCIe 6.0 add-in cards with a self-contained portable and powered passive backplane. The P5563B provides power required for all combination of exerciser and analyzer with device under test.
Standards |
|
Max Data Rate | 64 GT/s |
Additional resources for PCIe 6.0 protocol validation
Analyzing the USB4 Type-C link requires oscilloscopes, a link fixture, and protocol triggering and decoding software to debug and optimize the connection. Learn how to establish a high-speed, crosstalk-limited, Type-C link quickly.
Learn more
Impedance mismatch characterization in high-speed digital application design and test requires understanding the reflection signals in both the time and frequency domain. Learn how to measure hot S-parameter and hot TDR measurement, including eye diagram, using a network analyzer.
Learn more
Characterizing the forward error correction (FEC) performance of hyperscale data centers requires visibility into all ethernet lanes to detect and correlate meaningful errors. Learn how to set up an FEC test to quantify the bit error rate (BER) and FEC performance of different devices in bursty Ethernet traffic.
Learn more
Need help finding the right solution for you?
PCI-SIG®, PCIe® and PCI Express® are US registered trademarks and/or service marks of PCI-SIG.