How to Perform PCIe® 6.0 Protocol Validation

Get quote

View solution brief

+ PCIe 6.0 Protocol Analyzer / Exerciser

Validating PCIe 6.0 protocol with an analyzer and exerciser

PCIe 6.0® protocol validation requires both PCI-SIG®-mandated physical, data link, and transaction layer compliance testing and additional link training to characterize PCIe designs accurately. Link training and status state machine (LTSSM) ensures that data packets transfer reliably between link partners at speeds up to 64 GT/s. Important considerations include signal integrity, fast link equalization, calibration, testing support for multiple lanes, support for multiple form factors, and backwards compatibility for prior generations.

A PCIe 6.0 protocol test setup requires a protocol analyzer and an exerciser. A protocol exerciser emulates both PCIe root complex and endpoint devices. The protocol analyzer acquires, records, decodes, and analyzes complex data from the physical layer through the transactional layer. Automated software solutions enable developers to create robust test cases for quick, repeatable testing and debugging of any detected errors.

PCIe 6.0 protocol test solution

PCIe 6.0 protocol validation requires protocol analysis and link training to determine device interoperability with link partners. The Keysight PCIe 6.0 protocol test solution enables this testing in a cableless, small-footprint Card Electromechanical form factor that boosts signal integrity, provides versatility with root complex and endpoint emulation, and features instant link-up and configuration. The solution consists of the PCIe 6.0 protocol analyzer and exerciser which support protocol traffic analysis from 2.5 GT/s to 64 GT/s with 1 to 16 lane support. The optional backplane test platform provides support for I / O card to I / O card testing. The accompanying software provides testing control and visual analysis tools for debugging.

Get quote