Choose a country or area to see content specific to your location
Protocol validation occurs at the physical, data link, and transaction layers. In addition to the mandatory protocol compliance tests, the PCI-SIG® recommends more than a hundred additional tests to characterize PCIe designs accurately. Some of the most troubling PCIe issues occur during the bring-up sequence, where link partners fail to negotiate to the highest mutually supported speed, have high bit error rates, or operate in degraded modes. As a result, link training and status state machine (LTSSM) is crucial during protocol testing to ensure data packets transfer reliably between link partners.
PCIe protocol testing setup requires a protocol analyzer and exerciser. A protocol exerciser emulates both PCIe root complex and endpoint devices. The protocol analyzer acquires, records, decodes, and analyzes complex data from the physical layer all through the transactional layer. Combining the two instruments enables developers to create robust test cases and to quickly debug any detected errors in their PCIe devices.
How to Perform PCIe® 5.0 Protocol Validation
The PCIe® 5.0 Protocol Testing solution consists of both hardware and software. The P5552A Protocol Analyzer, with the combination of the P5552PSWA Protocol Analyzer Traffic Analysis Software, gives the user a complete and total test solution for PCIe 5.0 protocol testing.
Software |
|
30-Day Free Trial License | N/A |
Max Data Rate | 32GT/s |
Standards |
|
How to Perform PCIe® 5.0 Protocol Validation
The PCIe® 5.0 Protocol Testing solution consists of both hardware and software. The P5551A Protocol Exerciser, with the combination of the P5551PSWA Protocol Exerciser Traffic Analysis Software, gives the user a complete and total test solution for PCIe 5.0 protocol testing.
Software |
|
30-Day Free Trial License | N/A |
Max Data Rate | 32GT/s |
Standards |
|
How to Perform PCIe® 5.0 Protocol Validation
The Keysight P5552A PCIe 5.0 Protocol Analyzer introduces a new form factor that is easily deployable in the lab bench environment to enable deep protocol analysis of a PCIe system with unparallel signal integrity. Locate protocol errors or validate device operations by viewing data from the physical layer all through the transactional layer with ease.
Standards |
|
Max Data Rate | 32 GT/s |
How to Perform PCIe® 5.0 Protocol Validation
Keysight PCIe 5.0 Protocol Exerciser gives the flexibility in emulating either as a root complex or as an endpoint device when validating PCIe designs.
Standards |
|
Max Data Rate | 32 GT/s |
Additional resources for PCIe testing
Validating a PCIe® 6.0 DUT's protocol layer requires various conformance tests to ensure the device can successfully communicate with its link partner. Learn how to debug, validate, and optimize the protocol layer of your PCIe design.
Learn more
Characterizing the forward error correction (FEC) performance of hyperscale data centers requires visibility into all ethernet lanes to detect and correlate meaningful errors. Learn how to set up an FEC test to quantify the bit error rate (BER) and FEC performance of different devices in bursty Ethernet traffic.
Learn more
Testing the USB Type-C power delivery module requires monitoring the CC lines with a 300 kHz signal and measuring the generated voltage and currents. Learn how you can analyze the resulting eye diagram with an oscilloscope to ensure the dynamically variable power provided by USB Type-C power delivery achieve compliance.
Learn more
Need help finding the right solution for you?
PCI-SIG®, PCIe® and PCI Express® are US registered trademarks and/or service marks of PCI-SIG.