Confirm Your Country or Area
- Canada (English)
- Canada (Français)
- United Kingdom
- United States
- Hong Kong, China
- Switzerland (French)
- Switzerland (German)
Confirm your country or area to access relevant pricing, special offers, events, and contact information.
Products + Services
Oscilloscopes + Analyzers
- Spectrum Analyzers
- Network Analyzers
- Vector Signal Analyzers
- Logic Analyzers
- Protocol Analyzers + Exercisers
- Bit Error Ratio Testers
- Noise Figure Analyzers + Noise Sources
- High-Speed Digitizers + Multichannel Data Acquisition Solutions
- AC Power Analyzers
- DC Power Analyzers
- Dynamic Signal Analyzers, Materials Measurement
- Device Current Waveform Analyzers
- Parameter + Device Analyzers, Curve Tracer
- Generators, Sources + Power
- Modular Instruments
- Network Test
- Network Security + Visibility
- KeysightCare Service and Support
- Calibration Services
- Repair Services
- Technology Refresh Services
- Test as a Service (TaaS)
- Test Asset Management and Optimization
- Consulting Services
- Financial Services
- Infoline Support Portal
- Ixia Professional Services
- Training Services
- Used Equipment from Keysight
- All Services
- All Products, Software, Services
- Oscilloscopes + Analyzers
- Success Stories
Whether you are a chip designer or device manufacturer DDR memory is everywhere — not just in servers, workstations and desktops, but also embedded in consumer electronics, automobiles and other system designs. Each new generation of the double data rate (DDR) synchronous dynamic random access memory (SDRAM) standard delivers significant improvements including increased speeds, reduced footprint, and improved power efficiency. These improvements introduce new design and test challenges. Low-power DDR (LPDDR) is targeted for mobile devices and has its own unique challenges. We enable you to quickly and accurately test all required parameters in your DDR designs, so you can get them to market faster.
ddr Design and Simulation
Faster networking speeds require faster memory. Each new version of the LPDDR / DDR standards supports faster access to data stored in memory. As the speed of double data rate technology increases, you face new design and validation challenges. Design and simulation of DDR memory systems help you discover issues prior to silicon tapeout and ensure good signal integrity of your designs. Design and simulation software enable you to optimize your transmitter, receiver and channel designs for best performance and reliability at the desired speedgrade. We can help you design upfront to resolve signal integrity issues, ensure power efficiency and stay within tight error margins before first prototypes.
DDR Physical Layer Test
You need to test your LPDDR / DDR transmitter (Tx) and receiver (Rx) designs to ensure compliance to industry specifications and interoperability with other components. Each new generation of the standard introduces new DDR physical layer test requirements. This is particularly true with DDR 5.0, which introduces new receiver compliance tests that were not required with previous generations of the standard. In collaboration with the Joint Electronic Devices Engineering Council (JEDEC) organization that defines double data rate memory specifications, we develop measurement methods that test to precise industry specifications.
We enable you to quickly and accurately test your DDR designs with the latest industry standards, so you can focus on designing instead of trying to understand the details and requirements of each new generation of the standard.
DDR Protocol Validation
Data corruption is a common symptom encountered during validation of LPDDR / DDR designs. The root cause of data corruption can be difficult to determine. Usually, there are either signal integrity or functional issues with your designs.
When DDR memory systems do not behave as expected, you need functional debug, analysis, and protocol compliance validation solutions that provide trace capture and analysis capabilities. We can provide you the insight needed to understand your system’s behavior and quickly find the root cause of any issues.
White Papers 2018.11.27
DDR5 - Full Speed Ahead to 400GE
4 Key Considerations for 5th Generation High-Speed Digital Designs
Digital Design & Interconnect Standards
Data Center & Infrastructure Glossary of Terms