Keysight Technologies

DDR Memory Overview, Development Cycle, and Challenges

Application Note
DDR Overview

Memory is everywhere – not just in servers, workstations and desktops, but also embedded in consumer electronics, automobiles and other system designs. With each generation of DDR SDRAM, short for Double Data Rate Synchronous Dynamic Random Access Memory, speeds increase, packages sizes decrease, and power consumption decreases (see Table 1). With these improvements comes the added challenge of decreased design margins, signal integrity, and interoperability.

Table 1. JEDEC defines the DDR specifications; however, JEDEC leaves the responsibility to designers or adopters to abide by the standards rather than enforcing compliance.

<table>
<thead>
<tr>
<th>DDR standard</th>
<th>DDR</th>
<th>LPDDR or Mobile-DDR</th>
<th>DDR2</th>
<th>LPDDR2 or Mobile-DDR2</th>
<th>DDR3</th>
<th>LPDDR3 or Mobile-DDR3</th>
<th>DDR4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Specification</td>
<td>JESD79E</td>
<td>JESD209</td>
<td>JESD79-2E, JESD208</td>
<td>JESD209-2B</td>
<td>JESD79-3C</td>
<td>JESD209-3</td>
<td>JESD79-4</td>
</tr>
<tr>
<td>Operating voltage</td>
<td>1.5 - 3.3V</td>
<td>1.8V</td>
<td>1.8V</td>
<td>1.6V</td>
<td>1.5V</td>
<td>1.2V</td>
<td>1.2V</td>
</tr>
<tr>
<td>Clock frequency</td>
<td>100 - 200 MHz</td>
<td>100 - 200 MHz</td>
<td>200 - 400 MHz</td>
<td>100 - 533 MHz</td>
<td>400 - 800 MHz</td>
<td>667 - 800 MHz</td>
<td>800 - 1600 MHz</td>
</tr>
<tr>
<td>Data transfer rate</td>
<td>200 - 400 MT/s</td>
<td>200 - 400 MT/s</td>
<td>400 - 800 MT/s</td>
<td>200 - 1066 MT/s</td>
<td>800 - 1600 MT/s</td>
<td>1333 - 1600 MT/s</td>
<td>1600 - 3200 MT/s</td>
</tr>
<tr>
<td>Package type</td>
<td>This Small Outline Package (TSOP)</td>
<td>Fin Ball-Grid Array (FBGA)</td>
<td>Fin Ball-Grid Array (FBGA)</td>
<td>Fin Ball-Grid Array (FBGA) / POP</td>
<td>Fine Ball-Grid Array (FBGA)</td>
<td>POP</td>
<td>Fine Ball-Grid Array (FBGA)</td>
</tr>
<tr>
<td>Package size</td>
<td>x4, x8, x16, x32</td>
<td>x16, x32</td>
<td>x4, x8, x16</td>
<td>x16, x32</td>
<td>x4, x8, x16</td>
<td>x16, x32</td>
<td>x4, x8, x16</td>
</tr>
<tr>
<td>Backward compatibility</td>
<td>No</td>
<td>Yes, with DDR</td>
<td>No</td>
<td>Yes, with DDR2</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

DDR Interface

The Joint Electronic Devices Engineering Council (JEDEC) has also introduced a new DDR standard for low-power DDR (LPDDR) or mobile devices (mobile-DDR). As the name implies, this standard uses lower signal amplitude, improving power consumption. Currently the standard meets the specifications for DDR1. Engineers will not need to re-design the link or protocol layer of devices to take advantage of the lower power consumption, since little investment is required to adjust the voltage level in the system.
The DDR interface consists of signals for control, address, clock, strobe and data. As Figure 1 shows, clock, address and control signals are transmitted one way from the memory controller to the DDR chip; strobe and data signals are bi-directional. In a read operation, the strobe and data signals are transmitted from the DDR chip to the memory controller. In a write operation, the signals move in the opposite direction.

To improve signal performance as data transfer rates increase and signal amplitude decreases, the clock and strobe signals are differential, which cancels out common mode noise. The other signals still operate in single-ended mode, which makes them more susceptible to noise, crosstalk and interference.

Figure 1. In the DDR Interface, clock, address and control signals move from the memory controller to the DDR chip, but strobe and data signals are bi-directional. Their direction depends on the operation being performed.
Although faster speeds offer significant benefits, they also present issues that complicate design and validation. The goal is to manage these issues and ensure good signal integrity. Doing so guarantees system interoperability, improves device performance and allows greater design margins. Figure 2 summarizes the DDR memory development cycle and outlines the typical DDR validation challenges that designers and engineers face. See the collection of DDR tutorial documents for techniques and tools to tackle each of these challenges:

- Simulating device and interconnect validation
- Probing for physical layer and functional testing
- Testing signal integrity and debugging DDR failures
- Finding and identifying causes of data corruption and elusive failures
- Separating read/write signals for DRAM and controller validation
- Ensuring DDR compliance and interoperability.

### Common DDR Validation Challenges

#### DDR Memory Development Cycle

<table>
<thead>
<tr>
<th>Project Phase</th>
<th>Task</th>
<th>Typical Challenges</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design Simulation</td>
<td>Device and Interconnect Characterization</td>
<td>Increased design complexity and smaller timing margins</td>
</tr>
<tr>
<td></td>
<td>Optimization of transmitter, receiver, and channel for most reliable data transfer</td>
<td>Co-design of IC/package/connections/channel</td>
</tr>
<tr>
<td>Device, Board and System Test</td>
<td>Design for Test</td>
<td>Signal Integrity</td>
</tr>
<tr>
<td></td>
<td>Prototype Characterization &amp; Validation</td>
<td>(Reliable data transfer at speed, cross talk, impedance, transmitter, receiver, power distribution, interconnect)</td>
</tr>
<tr>
<td></td>
<td>Bring-Up Test</td>
<td>Read/Write Separation</td>
</tr>
<tr>
<td></td>
<td>System Integration &amp; Functional Validation</td>
<td>(to trace failures to root cause, signal integrity analysis, etc.)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Probing</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Access to signals with mechanical clearance, low loading, high bandwidth)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Interoperability across a broad range of devices &amp; system configurations</td>
</tr>
</tbody>
</table>

Figure 2. In the DDR memory development cycles the basic activities associated with each phase also present a number of typical challenges.

#### Simulating device and interconnect validation

When designers need to analyze their driver and receiver prior to having the silicon available, it can be difficult to see the behavior of these devices. This process is further complicated by the difficulty of getting accurate packet analysis results. How do you fully characterize and optimize your DDR memory designs in a single, integrated design environment?

See Simulating Device and Interconnect Validation, tutorial 5990-3317EN for more information.

#### Probing for physical layer and functional testing

JEDEC defines the DDR specifications at the ballout of the DRAM Fine Ball-Grid Array (FBGA) package. The ballout is located beneath the FBGA package, which makes it difficult to probe the signals for true compliance. Engineers commonly probe signals at vias or termination resistors, but this usually compromises measurement results. Undesirable effects come into play, including signal reflection, distortion and skew. How do you probe in a way that ensures you accurately see your signal’s behavior?

See Probing for Physical Layer and Functional Validation, Tutorial 5990-3182EN for more information.
Testing signal integrity and debugging DDR failures

To troubleshoot DDR device failures, engineers need to conduct root cause analysis. This can prove to be a tough and tedious task. Various design issues and system sources can cause failures, so time spent identifying and troubleshooting problems can delay a project schedule and time to market. With the right tools, you can quickly find the root causes of failures and fix them. Additionally, designers can analyze a signal down to an expect bit error rate. What tools are available to effectively identify and troubleshoot signal integrity and debug failures?

See Testing Signal Integrity in DDR Designs, Application Note 5990-3189EN.

See Valid Data Window and Bit Error Rate testing for DDR Designs, Tutorial 5991-1581EN.

Finding and identifying causes of data corruption and elusive failures

There are times when tracking infrequent errors or events can be challenging because they do not happen regularly. What if a glitch happens once every 5 minutes which can only be observed in infinite persistence display mode? Without the ability to track it, the condition when the glitch happens cannot be fully understood. Some other scenarios include signal overshoot due to crosstalk when the adjacent signal transition or ISI failure due to specific DQ pattern. How do you find and debug intermittent errors?

See Identifying the Causes of Data Corruption and Elusive Failures, Application Note 5990-3183EN for more information.

Separating read/write signals for DRAM and controller validation

The main DDR operations are read and write – but both operations use the same strobe and data lines for signal transmission. To characterize these signals’ electrical and timing parameters, you need to differentiate the complex traffic on the data bus for further analysis. The traffic consists of read data (output), write data (input) and high-impedance states (idle). Eight data buses constitute one data group which is source-synchronous to one strobe signal. To make things even more complicated, the write data is shifted 90 degrees from the read data with reference to the strobe signal edges, as Figure 3 shows. How can you easily and reliably separate the read and write cycles?

See Separating Read/Write Signals for DRAM and Controller Validation, Application Note 5990-3187EN for more information.

Figure 3. The strobe is active only during data bursts. The read signal alights with the strobe edges; the write signal centers on the strobe edges.
Ensuring DDR compliance and interoperability

The JEDEC specifications for DDR include a long list of measurements that must be carried out to ensure compliance. Engineers generally make the measurements manually, record the results and compare these with the specification to determine if the device is in compliance or not. Then the results need to be incorporated in a test report for sharing or archiving. This rigorous routine must be performed repeatedly for every revision or enhancement of the device. How can you reduce the time and effort required to ensure compliance and interoperability?

See *Ensuring Compliance and Interoperability in DDR Designs*, Application Note 5990-3188EN for more information.

<table>
<thead>
<tr>
<th>Publication title</th>
<th>Publication type</th>
<th>Publication number</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR Design and Verification through Simulation</td>
<td>Application Note</td>
<td>5990-3317EN</td>
</tr>
<tr>
<td>DDR Probing for Physical Layer and Functional Testing</td>
<td>Application Note</td>
<td>5990-3182EN</td>
</tr>
<tr>
<td>Debugging Signal Integrity and Protocol Layers on DDR Designs</td>
<td>Application Note</td>
<td>5990-3189EN</td>
</tr>
<tr>
<td>Identifying the Causes of DDR Data Corruption and Elusive Failures</td>
<td>Application Note</td>
<td>5990-3183EN</td>
</tr>
<tr>
<td>Separating Read/Write Signals for DDR DRAM and Controller Validation</td>
<td>Application Note</td>
<td>5990-3187EN</td>
</tr>
<tr>
<td>Ensuring Compliance and Interoperability in DDR Designs</td>
<td>Application Note</td>
<td>5990-3188EN</td>
</tr>
<tr>
<td>Keysight DDR Memory Solutions</td>
<td>Application Note</td>
<td>5990-3324EN</td>
</tr>
<tr>
<td>Valid Data Window and Bit Error Rate Testing for DDR Designs</td>
<td>Application Note</td>
<td>5991-1581EN</td>
</tr>
</tbody>
</table>
Keysight Oscilloscopes

Multiple form factors from 20 MHz to >90 GHz | Industry leading specs | Powerful applications
Evolving Since 1939

Our unique combination of hardware, software, services, and people can help you reach your next breakthrough. We are unlocking the future of technology. From Hewlett-Packard to Agilent to Keysight.

myKeysight

myKeysight.com/find/mykeysight
A personalized view into the information most relevant to you.

http://www.keysight.com/find/ems_product_registration
Register your products to get up-to-date product information and find warranty information.

Keysight Services

www.keysight.com/find/service
Keysight Services can help from acquisition to renewal across your instrument’s lifecycle. Our comprehensive service offerings—one-stop calibration, repair, asset management, technology refresh, consulting, training and more—helps you improve product quality and lower costs.

Keysight Assurance Plans

www.keysight.com/find/AccurancePlans
Up to ten years of protection and no budgetary surprises to ensure your instruments are operating to specification, so you can rely on accurate measurements.

Keysight Channel Partners

www.keysight.com/find/channelpartners
Get the best of both worlds: Keysight’s measurement expertise and product breadth, combined with channel partner convenience.

www.keysight.com/find/ddr

For more information on Keysight Technologies’ products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

Americas

Canada (877) 894 4414
Brazil 55 11 3351 7010
Mexico 001 800 254 2440
United States (800) 829 4444

Asia Pacific

Australia 1 800 629 485
China 800 810 0189
Hong Kong 800 938 693
India 1 800 11 2626
Japan 0120 (421) 345
Korea 080 769 0800
Malaysia 1 800 888 848
Singapore 1 800 375 8100
Taiwan 0800 047 866
Other AP Countries (65) 6375 8100

Europe & Middle East

Austria 0800 001122
Belgium 0800 58580
Finland 0800 523252
France 0805 980333
Germany 0800 6270999
Ireland 1800 832700
Israel 1 803 343051
Italy 800 599100
Luxembourg +32 800 58580
Netherlands 0800 0233200
Russia 8800 5093286
Spain 800 000154
Sweden 0200 882255
Switzerland 0800 805363
Opt. 1 (DE)
Opt. 2 (FR)
Opt. 3 (IT)
United Kingdom 0800 0260637

For other unlisted countries:

www.keysight.com/find/contactus
(800-9-7-17)

DEKRA Certified
ISO 9001:2015 Quality Management System

www.keysight.com/go/quality
Keysight Technologies, Inc.
DEKRA Certified ISO 9001:2015 Quality Management System

This information is subject to change without notice.
© Keysight Technologies, 2017
Published in USA, December 1, 2017
5990-3180EN
www.keysight.com