The Challenge

You rely on the insight a logic analyzer provides to understand the behavior of your FPGA in the context of the surrounding system. A typical approach is to take advantage of the programmability of the FPGA to route internal nodes to a small number of physical pins that a logic analyzer can measure. While this is a very useful approach, it has significant limitations.

– Since pins on the FPGA are typically an expensive resource, there are a relatively small number available for debug. This limits internal visibility (i.e. one pin is required for each internal signal to be probed).
– When different internal signals need to be accessed you must change your design to route these signals to pins. This can be time consuming and can affect the timing of the FPGA design.
– Finally, the process required to map the signal names from the FPGA design to the logic analyzer setup is manual and tedious. When new signals are routed out, the need to manually update these signal names on the logic analyzer takes additional time and is a potential source of confusing errors.

A Better Way

Collaborative development between Keysight Technologies, Inc. and Xilinx have produced a faster and more effective way to use your logic analyzer to debug FPGAs and the surrounding system. The Keysight FPGA dynamic probe, used in conjunction with an Keysight logic analyzer, provides the most effective solution for simple through complex debugging.

Figure 1. The FPGA dynamic probe application endows your logic analyzer with unique productivity enhancements to find problems more quickly.
Debug Your FPGAs Faster and More Effectively with a Logic Analyzer

The Keysight FPGA dynamic probe, used in conjunction with a Keysight logic analyzer, provides the most effective solution for debugging problems [simple through complex]. The FPGA dynamic probe lets you:

- **View internal activity** — With a logic analyzer, you are normally limited to measuring signals at the periphery of the FPGA. With the FPGA dynamic probe, you can now access signals internal to the FPGA. You can measure up to 128 internal signals for each external pin dedicated to debug, unlocking more visibility into your design than you ever had before.

- **Make multiple measurements in seconds** — Moving probe points internal to an FPGA used to be time consuming. Now, in less than a second, you can easily measure a different set of internal signals — without design changes. FPGA timing stays constant when you select new sets of internal signals for probing.

- **Leverage the work you did in your design environment** — The FPGA dynamic probe is the industry’s first tool that maps internal signal names from your FPGA design tool to your logic analyzer. Eliminate unintentional mistakes and save hours of time with this automatic setup of signal and bus names on your logic analyzer.

![Figure 2. Create a timesaving FPGA measurement system. Insert an ATC2 (Keysight Trace Core) core into your FPGA design. With the application running on your logic analyzer, you control which group of internal signals to measure via JTAG.](image)

![Figure 3. Access up to 128 internal signals for each debug pin. Select cores with 1, 2, 4, 8, 16, 32, or 64 signal banks. Signal banks all have identical width (4 to 128 signals wide) determined by the number of pins you devote for debug. Each pin provides sequential access to 1 signal on every input bank. Using an optional 2X time division compression in state mode, each pin can access 2 signals per bank.](image)
A Quick Tour of the Application

**Design step 1: Create the ATC2 core**

Use Xilinx Core Inserter or EDK to select your ATC2 parameters and to create a debug core that best matches your development needs. Parameters include number of pins, number of signal banks, the type of measurement (state or timing), and other ATC2 attributes.

**Design step 2: Select groups of signals to probe**

Specify banks of internal signals that are potential candidates for logic analysis measurements (using Xilinx Core Inserter or EDK).

**Activate FPGA Dynamic Probe**

The FPGA dynamic probe icon allows you to control the ATC2 Core and setup the logic analyzer.
A Quick Tour of the Application (Continued)

Measurement setup step 1: Establish a connection between the analyzer and the ATC2 core

The FPGA dynamic probe application establishes a connection between the logic analyzer and a Xilinx cable. It also determines what devices are on the JTAG scan chain and lets you pick the device with which you wish to communicate. Core and device names are user definable.

Measurement setup step 2: Map FPGA pins

Quickly specify how the FPGA pins (the signal outputs of ATC2) are connected to your logic analyzer. Select your probe type and rapidly provide the information needed for the logic analyzer to automatically track names of signals routed through the ATC2 core.

For ATC2 cores with auto setup enabled, each pin of the ATC2 core, one at a time, produces a unique stimulus pattern. The instrument looks for this unique pattern on any of its acquisition channels. When the instrument finds the pattern, it associates that instrument channel with the ATC2 output pin producing it. It then repeats the process for each of the remaining output pins eliminating the need to manually enter probe layout information.

Measurement setup step 3: Import signal names

Tired of manually entering bus and signal names on your logic analyzer? The FPGA dynamic probe application reads a .cdc file produced by the Xilinx Core Inserter. The names of signals you measure will now automatically show on your logic analysis interface.
A Quick Tour of the Application (Continued)

Setup complete: Make measurements

Quickly change which signal bank is routed to the logic analyzer. A single mouse click tells the ATC2 core to switch to the newly specified signal bank without any impact to the timing of your design. To make measurements throughout your FPGA, change signal banks as often as needed. User-definable signal bank names make it straightforward to select a part of your design to measure.

Correlate internal FPGA activity with external measurements

With each new selection of a signal bank, the application updates new signal names from your design to the logic analyzer. View internal FPGA activity and time correlate internal FPGA measurements with external events in the surrounding system.

Using the FPGA Dynamic probe, each pin provides access to up to 128 internal signals. The number of debug pins can range from 4 to 128 depending on your needs. When using synchronous cores, one additional pin is used for the clock.
### Keysight B4655A Specifications and Characteristics

<table>
<thead>
<tr>
<th><strong>Supported logic analyzers</strong></th>
<th>16800 Series, 1690 Series, 1680 Series</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Portables and PC-hosted logic analyzers</strong></td>
<td>- 16900 Series with one or more state/timing modules: A single node-locked FPGA dynamic probe license will enable all modules within a 16900 Series system</td>
</tr>
<tr>
<td><strong>Modular logic analysis systems</strong></td>
<td>- U4154A logic analyzer module</td>
</tr>
<tr>
<td><strong>Triggering capabilities</strong></td>
<td>Determined by logic analyzer</td>
</tr>
<tr>
<td><strong>Supported Xilinx FPGA families</strong></td>
<td>Virtex-5, Virtex-4, Virtex-II Pro series, Virtex-II series, Spartan-3 series</td>
</tr>
<tr>
<td><strong>Supported Xilinx cables (required)</strong></td>
<td>Parallel 3 and 4, Platform Cable USB</td>
</tr>
<tr>
<td><strong>Supported probing mechanisms</strong></td>
<td>Soft touch (34-channel and 17-channel), Mictor, Samtec, Flying lead</td>
</tr>
<tr>
<td><strong>FPGA dynamic probe software application</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Maximum number of devices supported on a JTAG scan chain</strong></td>
<td>256</td>
</tr>
<tr>
<td><strong>Maximum number of ATC2 cores supported per FPGA device</strong></td>
<td>15</td>
</tr>
<tr>
<td><strong>Keysight trace core characteristics</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Number of output signals</strong></td>
<td>User definable: Clock line plus 4 to 128 signals in 1 signal increments</td>
</tr>
<tr>
<td><strong>Signal banks</strong></td>
<td>User definable: 1, 2, 4, 8, 16, 32, or 64</td>
</tr>
<tr>
<td><strong>Modes</strong></td>
<td>State (synchronous) or timing (asynchronous) mode</td>
</tr>
<tr>
<td><strong>Compression</strong></td>
<td>Optional 2X compression in state mode via time division multiplexing. Logic analyzer decompresses the data stream to allow for full triggering and measurement capability.</td>
</tr>
<tr>
<td><strong>FPGA Resource consumption</strong></td>
<td>- Approximately 1 slice required per input signal to ATC2 Core</td>
</tr>
<tr>
<td></td>
<td>- Consumes no BUFGs, DCM or Block RAM resources</td>
</tr>
<tr>
<td></td>
<td>- See resource calculator at <a href="http://www.keysight.com/find/fpga">www.keysight.com/find/fpga</a></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Compatible design tools</strong></th>
<th>1680, 1690, 16800, 16900 Series SW Version</th>
<th>Primary new features</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ChipScope Pro Version</strong></td>
<td>1680, 1690, 16800, 16900 Series SW Version</td>
<td>Mouse-click bank select, graphical pin mapping, .cdc signal name import</td>
</tr>
<tr>
<td><strong>Compatible design tools</strong></td>
<td>1680, 1690, 16800, 16900 Series SW Version</td>
<td>Support for Virtex-4 devices, improved JTAG drivers, single-session multi-core support, user-definable naming</td>
</tr>
<tr>
<td><strong>EDK (Embedded Development Kit)</strong></td>
<td>8.2i</td>
<td>3.5 or higher</td>
</tr>
<tr>
<td><strong>EDK (Embedded Development Kit)</strong></td>
<td>8.1i SP2</td>
<td>3.2 or higher</td>
</tr>
<tr>
<td><strong>Synthesis</strong></td>
<td>8.1i SP2</td>
<td>Support for ATC2 core using EDK flow</td>
</tr>
</tbody>
</table>

Additional information available via the Internet: [www.keysight.com/find/FPGA](http://www.keysight.com/find/FPGA)
Ordering Information

**Ordering options for the Keysight B4655A FPGA dynamic probe**

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
</table>
| Option 011 | - Entitlement certificate for perpetual node-locked license  
              - CD with application software                                      |
| Option 012 | - Entitlement certificate for perpetual floating license  
              - CD with application software                                      |

Related Keysight Literature

<table>
<thead>
<tr>
<th>Publication title</th>
<th>Pub number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequently Asked Questions B4655A FPGA Dynamic Probe for Xilinx - Data Sheet</td>
<td>5989-1170EN</td>
</tr>
<tr>
<td>16900 Series Logic Analysis Systems - Brochure</td>
<td>5989-0420EN</td>
</tr>
<tr>
<td>Measurement Modules for the 16900 Series - Data Sheet</td>
<td>5989-0422EN</td>
</tr>
<tr>
<td>U4154A Logic Analyzer Module - Data Sheet</td>
<td>5990-7513EN</td>
</tr>
<tr>
<td>16800 Series Portable Logic Analyzers - Brochure</td>
<td>5989-5062EN</td>
</tr>
<tr>
<td>16800 Series Portable Logic Analyzers - Data Sheet</td>
<td>5989-5063EN</td>
</tr>
<tr>
<td>1680 and 1690 Series Logic Analyzers - Data Sheet</td>
<td>5988-2675EN</td>
</tr>
<tr>
<td>Planning Your Design for Debug: FPGA Dynamic Probe - Design Guide</td>
<td>5989-1593EN</td>
</tr>
</tbody>
</table>

For copies of this literature, contact your Keysight representative or visit [www.keysight.com/find/logic](http://www.keysight.com/find/logic)
Evolving Since 1939

Our unique combination of hardware, software, services, and people can help you reach your next breakthrough. We are unlocking the future of technology. From Hewlett-Packard to Agilent to Keysight.

myKeysight
www.keysight.com/find/mykeysight
A personalized view into the information most relevant to you.

www.keysight.com/find/emt_product_registration
Register your products to get up-to-date product information and find warranty information.

Keysight Services
www.keysight.com/find/service
Keysight Services can help from acquisition to renewal across your instrument’s lifecycle. Our comprehensive service offerings—one-stop calibration, repair, asset management, technology refresh, consulting, training and more—helps you improve product quality and lower costs.

Keysight Assurance Plans
www.keysight.com/find/AssurancePlans
Up to ten years of protection and no budgetary surprises to ensure your instruments are operating to specification, so you can rely on accurate measurements.

Keysight Channel Partners
www.keysight.com/find/channelpartners
Get the best of both worlds: Keysight’s measurement expertise and product breadth, combined with channel partner convenience.

www.keysight.com/find/logic

For more information on Keysight Technologies’ products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

Americas
Canada (877) 894 4414
Brazil 55 11 3351 7010
Mexico 01 800 254 2440
United States (800) 829 4444

Asia Pacific
Australia 1 800 629 485
China 800 810 0189
Hong Kong 800 938 693
India 1 800 11 2626
Japan 0120 (421) 345
Korea 080 769 0800
Malaysia 1 800 888 848
Singapore 1 800 375 8100
Taiwan 0800 047 866
Other AP Countries (65) 6375 8100

Europe & Middle East
Austria 0800 001122
Belgium 0800 58580
Finland 0800 523252
France 0805 980333
Germany 0800 6270999
Ireland 1800 832700
Israel 1 809 343051
Italy 800 599100
Luxembourg +32 800 58580
Netherlands 0800 0233200
Russia 8800 5093286
Spain 800 000154
Sweden 0200 882255
Switzerland 0800 805363
Opt. 1 (DE)
Opt. 2 (FR)
Opt. 3 (IT)
United Kingdom 0800 0260637

For other unlisted countries:
www.keysight.com/find/contactus
(BP-9-7-17)

DEKRA Certified
ISO 9001:2015 Quality Management System

www.keysight.com/go/quality
Keysight Technologies, Inc.
DEKRA Certified ISO 9001:2015 Quality Management System

This information is subject to change without notice.
© Keysight Technologies, 2017
Published in USA, December 1, 2017
5989-0423EN
www.keysight.com