M8000 Series Highlights

Take the Express Lane to Design Verification

Simplified, time-efficient testing is essential when you are developing next-generation computer, consumer, or communication devices. The Keysight M8000 Series is a highly-integrated bit error ratio (BER) test solution for physical layer characterization, validation, and compliance testing. With support for a wide range of data rates and standards, the M8000 Series provides accurate, reliable results that accelerate your insight into the performance margins of high-speed digital devices.

Shift into high gear with the M8000 Series and take the express lane to design verification.

  • Pulse amplitude modulation 4 (PAM4) and non-return-to-zero (NRZ) formats software-selectable using one piece of hardware
  • NRZ data rates from 2 to 64 Gbit/s pattern generation and error analysis
  • PAM4/6/8 data rates from 2 to 120 GBd pattern generation and up to 120 GBd error analysis (when used with a UXR-Series oscilloscope)
  • Built-in clock / data recovery and equalization from 2 to 120 Gbaud
  • Integrated de-emphasis and adjustable intersymbol interference (ISI)
  • Multi-channel capabilities
  • Flexible hardware ensures investment protection as your application needs change

Receiver Characterization and Compliance Testing

Keysight’s bit error ratio test (BERT) system enables the most accurate physical-layer design verification of high-speed communication and multigigabit digital interfaces. Our expert-level support will help you select the high-performance hardware, control software, receiver test, and automation tools needed to help you master your design.

Whether you are working on data center or computing interface technologies, Keysight BERTs offer the most comprehensive choices, from affordable manufacturing test to high-performance characterization and compliance test.

The Keysight BERT supports symbol rates up to 120 Gbaud with non-return-to-zero and pulse amplitude modulation 4/6/8 coding schemes. It also supports digital interfaces such as PCI Express®, USB, MIPI, Thunderbolt, DisplayPort, SATA / SAS, electrical and optical Ethernet 10G / 100G / 400G / 800G / 1.6T, OIF-CEI, Fibre Channel, and PON.

M800 BERT Family with Empty Slot

Related use cases

How to Test and Debug DDR4 Systems

How to Test and Debug DDR4 Systems

Engineers implementing DDR4 systems and memory require a solution that provides trace capture and analysis, enabling insights needed to understand system behavior. Learn how to test your DDR4 memory system’s performance and protocol functionality analysis for complete compliance.
How to Analyze PAM4 Receiver Signals

How to Analyze PAM4 Receiver Signals

Analyzing PAM4 signals requires multiple-bit error rate (BER) and symbol error rate (SER) measurements. Learn how to characterize a PAM4 signal at the receiver fully.
How to Test USB4 Version 2.0 Receiver Compliance

How to Test USB4 Version 2.0 Receiver Compliance

USB4 Version 2.0 receiver testing requires precise stress signal calibration, consistently repeatable pattern generation, and bit error rate measurements. Learn how to perform USB4 Version 2.0 receiver compliance test using a bit error ratio tester (BERT), a high-bandwidth oscilloscope, USB receiver test application software, and the USB-IF SigTest utility.
How to Test 400G / 800G Electrical Receiver Conformance

How to Test 400G / 800G Electrical Receiver Conformance

Conformance testing for electrical Ethernet links require bit error rate and forward error correction testing using a bit error ratio tester and high-bandwidth oscilloscopes. Learn how to prove receiver interoperability and conformance to IEEE and OIF specifications at 53 GBd PAM4 signaling using receiver compliance test tools to automate the process.
How to Characterize and Test DDR5 Receiver Compliance

How to Characterize and Test DDR5 Receiver Compliance

How to Test PCIe® 5.0 Receiver Compliance

How to Test PCIe® 5.0 Receiver Compliance

Verifying Peripheral Component Interconnect Express (PCIe) receiver compliance involves testing the PCIe® 5.0 device's receiver performance with a bit error ratio tester. Learn how to calibrate your stress signal and test for PCIe 5.0 receiver compliance with automated test tools.
How to Test PCIe® 6.0 Receiver Compliance

How to Test PCIe® 6.0 Receiver Compliance

Testing PCI-SIG devices requires robust receiver compliance validation to certify PCIe® 6.0 device interoperability at 64 GT/s with PAM4 signals. Learn how to calibrate your stress signal and test for PCIe 5.0 receiver compliance with automated test tools.
How to Test USB4 Receiver Compliance

How to Test USB4 Receiver Compliance

Testing physical layer (PHY) USB4 electrical performance requires executing conformance tests defined by the Universal Serial Bus Implementers Forum (USB-IF). Learn how to tune and calibrate a bit error ratio tester's (BERT) stress signal amplitude, channel equalization, and insertion loss to achieve accurate stress conditions required for conformance testing.

Key Specifications

Data Rate

2 to 120 GBd

Integrated Technologies

ISI, Clock Recovery, Equalization,
De-emphasis

Channels

1 to 10

Want to see more specifications?

Find The Model That's Right For You

Already own one of these products? Visit Technical Support

Pulse Amplitude Modulation (PAM)

The 400 Gigabit Ethernet (GE) standards define four-level PAM (PAM4) multilevel signaling as a recommended modulation format to implement serial 400GE data center interfaces. This is an evolution from the two-state NRZ modulation used in 100GE. PAM4 effectively doubles the data rate for a link bandwidth at the expense of reduced signal to noise ratio (SNR).

You require new measurements to characterize impairments that were not an issue in previous NRZ designs. We can help you ensure accurate and repeatable results to accelerate the development of your PAM4 interface components and systems.

400GE FEC Infographic

Featured Resources

View All Resources

View All Resources

Want help or have questions?