LA5-class PCIe Protocol Analyzer

The Keysight P5750A PCIe 7.0 Protocol Test Backplane provides a convenient means for testing PCIe 7.0 add-in cards with a self-contained portable and powered passive backplane. The P5750A provides power required for all combinations of exerciser, analyzer, and device under test.

Ready for a quote

Find out what's included and explore available upgrade options from Keysight.

Highlights

  • Supports PCIe® 7.0 data rates from 2.5 GT/s to 128 GT/s
  • Includes CEM-to-CEM (up to x16) and CEM-to-EDSFF (up to x8) connector configurations
  • Supports Common Clock (CC), Separate Reference Clock with No Spread (SRNS), and Separate Reference Clock with Independent Spread (SRIS) architectures
  • Enhanced CEM and EDSFF signal integrity design helps reduce crosstalk and improve measurement accuracy
  • Utilizes low-loss materials for reliable operation at PCIe 7.0 data rates up to 128 GT/s
  • Integrates a low-noise power supply with PCIe auxiliary power support for high-power endpoint devices
  • Robust mechanical design enables stable and reliable operation with test devices