Here’s the page we think you wanted. See search results instead:


Contact an Expert

Typical Configuration  

Typical Configuration

W2309EP DDR Bus Simulator element software license

  • R-35A-001-A Node-locked license
  • R-36A-001-L 12 months upgrades and support - node-locked


Prices for: United States

* Prices are subject to change without notice. Prices shown are Manufacturer's Suggested Retail Prices (MSRP). Prices shown are exclusive of taxes.

Key Features & Specifications

  • Rigorous DQ and DQS eye calculations to arbitrarily low BER levels
  • Built-in driver de-emphasis and receiver continuous-time-linear-equalizer models
  • Mix-and-match between built-in, IBIS and circuit models of driver and receiver
  • Accounts for crosstalk between signal lines
  • Captures asymmetry between rise and fall edges
  • Comprehensive margin measurements versus JEDEC DDR4 Rx mask at target BER
  • Batch simulation for design space exploration and design of experiments
  • Optional parameter sweeps on a compute cluster


The W2309EP DDR Bus Simulator quickly generates accurate bit-error-rate (BER) contours, masks, and margins between the two, for the DDR memory bus specification published by JEDEC. The simulator achieves this by use of statistical simulation, meaning no lengthy and time-consuming bit pattern is needed. Instead, it constructs the eye diagram from the transmitter, channel, and receiver impulse responses, and from the stochastic properties of a conceptually infinite non-repeating bit pattern. In doing so it avoids the pitfalls associated with precarious dual-Dirac extrapolation of a limited bit pattern from either SPICE-like simulation or from convolutional channel simulation.

Individual simulations are fast so designers can run in batch mode to quickly explore the design space. An additional product, the W2317EP DDR Bus Simulator Distributed Computing 8-pack, enables you to farm-out parameter sweeps to a compute cluster, for an even shorter time-to-answer.

The DDR Bus Simulator offers rigorous DQ and DQS eye calculations to arbitrarily low BER levels, including the 1E-16 contour specified by JEDEC, accounting for crosstalk and for asymmetry between rising and falling transition times. It provides comprehensive timing and voltage margins between the selected BER contour and the DDR4 receive mask specification.

The product allows for three IC model types: built-in, IBIS, or circuit models. The built-in driver and receiver model de-emphasis and continuous-time linear equalization (CTLE), respectively. Designers can “mix-and-match” model types in their schematic.

Learn more about Keysight Advanced Design System (ADS) Simulation Elements