What TAP signals are sampled during the rising edge of a TCK signal?

The test mode state (TMS) and test data in (TDI) signals are sampled into the test logic on the rising edge of a test clock (TCK) signal.

NOTE: Rising edge: A transition from a low to a high logic level. In positive logic, this means a change from logic 0 to logic 1