Modifying DDR Libraries for Silicon Nail Test Generation

Modifying DDR Libraries for Silicon Nail Test Generation

Application Notes

The DDR libraries available are written with the assumption that all the pins are connected to a boundary scan cell. In a real board application however, there are pins that are not connected to boundary scan cells, in which case we will need to modify the DDR library to generate the silicon nail test.

×

Please have a salesperson contact me.

*Indicates required field

Select a preferred method of communication*Required Field
Preferred method of communication? Change email?
Preferred method of communication?

By continuing, you are providing Keysight with your personal data. See the Keysight Privacy Statement for information on how we use this data.

Thank you

A sales representative will contact you soon.