您可能感興趣的網頁。 觀看搜尋結果:

 

聯絡是德專家

U4154B 4 Gb/s State Mode Logic Analyzer Module

產品狀態: 已停產 | 目前可支援
此產品已停產

配置

相關產品與解決方案

  • No image available W4631A DDR4 x16 BGA Interposer for Logic Analyzers 

    W4631A DDR4 x16 BGA Interposer for Logic Analyzers

    • Connection to all signals between a U4154B logic analysis system and JEDEC standard 96 ball DDR4 x16 DRAM
    • Observation of data traffic on industry-standard 96 ball DDR4 x16 DRAM
    • Access for DDR Eye Scans and Burst Scans of DDR4 signals

  • No image available W4636A DDR4 x16, 2-Wing, Small KOV, BGA Interposer for Logic Analyzers 

    W4636A DDR4 x16, 2-Wing, Small KOV, BGA Interposer for Logic Analyzers

    • DDR4 x16 – 2 wing BGA interposer for 96 ball DDR4 DRAM
    • Designed for data rates up to 2.4 Gb/s
    • Probes all ADD/CMD/CNTRL and partial DQ/DQS
    • Designed for minimal KOV for space limited systems under test

  • Agilent DDR3 BGA probe for logic analyzer and scope W3633A DDR3 x4/x8 BGA Command and Data Probe for Logic Analyzer and Scope 

    W3633A DDR3 x4/x8 BGA Command and Data Probe for Logic Analyzer and Scope

    Enables viewing of data traffic on industry standard DDR3 DRAMs with Keysight 16900 series logic analyzers and Infiniium oscilloscopes

  • DDR3 BGA probe for logic analyzer and scope W3631A 邏輯分析儀與示波器適用的 DDR3 x16 BGA 命令和資料探棒 

    W3631A 邏輯分析儀與示波器適用的 DDR3 x16 BGA 命令和資料探棒

    搭配 Keysight 16900 系列邏輯分析儀和 Keysight Infiniium 示波器使用,可檢視符合業界標準之 DDR3 DRAM 的資料流量。

  • No image available W4633A DDR4 x4/x8 BGA Interposer for Logic Analyzers 

    W4633A DDR4 x4/x8 BGA Interposer for Logic Analyzers

    • Connection to all (address, command, control and data) signals from JEDEC standard 78 ball DDR4 x4 or x8 DRAM
    • Observe DDR4 x4 or X8 DRAM traffic with U4154A logic analyzer system
    • DDR eye scans and burst scans of DDR4 signals

  • No image available W3636A DDR3 x16 Non-Stacked DRAM BGA Interposer for Logic Analyzers 

    W3636A DDR3 x16 Non-Stacked DRAM BGA Interposer for Logic Analyzers

    • Connection to (address, command, control and data) signals from JEDEC standard 96 ball DDR3 x16 non-stacked DRAM
    • Observe DDR3 x16 DRAM traffic with U4154A logic analyzer system
    • DDR eye scans and burst scans of DDR4 signals
       

  • B4610A B4661A Memory Analysis Software for Logic Analyzers 

    B4661A Memory Analysis Software for Logic Analyzers

    • DDR3/4 and LPDDR2/3/4 performance analysis
    • DDR and LPDDR compliance violation analysis (covering DDR3/4 and LPDDR/2/3/4)
    • Post-process compliance tool and real-time compliance tool
       

  • M9505A AXIe 5 slot Chassis M9505A AXIe 5-Slot Chassis 

    M9505A AXIe 5-Slot Chassis

    M9505A 5-slot AXIe chassis with embedded system module and Gen 2, x8 link to external controller.

  • M9502A AXIe 2 slot chassis M9502A AXIe 2-Slot Chassis 

    M9502A AXIe 2-Slot Chassis

    M9502A 2-slot AXIe chassis for transportable applications. Includes embedded system module and Gen 2, x8 link to external controller.

  • Bus decode shown in listing window–DDR3 example B4621B Bus Decoder for DDR, DDR2, DDR3, DDR4 Debug and Validation [已停產] 

    B4621B Bus Decoder for DDR, DDR2, DDR3, DDR4 Debug and Validation [已停產]

    • B4621B provides complete protocol decode of memory DDR, DDR2, DDR3, or DDR4 transactions using a Keysight logic analyzer as the analysis execution engine.

  • Real Time Violation tool - DDR3 test selection example B4622B Protocol Compliance and Analysis Toolset for DDR/2/3/4, and LPDDR/2/3/4* [已停產] 

    B4622B Protocol Compliance and Analysis Toolset for DDR/2/3/4, and LPDDR/2/3/4* [已停產]

    • Protocol Compliance and Analysis toolset for DDR/2/3/4 and LPDDR/2/3/4*.
    • Four software tools in one set covering protocol violations on captured traces, automated real-time protocol violations, performance measurements, and physical address trigger setup.

  • B4623B Bus decoder for LPDDR/LPDDR2/or LPDDR3 Debug and Validation B4623B Bus Decoder for LPDDR, LPDDR2, LPDDR3, LPDDR4* Debug and Validation [已停產] 

    B4623B Bus Decoder for LPDDR, LPDDR2, LPDDR3, LPDDR4* Debug and Validation [已停產]

    • B4623B provides complete protocol decode of LPDDR, LPDDR2, LPDDR3, LPDDR4 memory transactions using a Keysight logic analyzer as the analysis execution engine.