


# Power Integrity Boot Camp for Designers

## Section 4



### Decoupling Capacitor Optimization and the Power Integrity Ecosystem



with solutions partner



# PCB Decoupling Capacitor Optimization



## Decoupling Capacitors

Yes	C190	330 uF
Yes	C215	330 uF
Yes	C216	330 uF
Yes	C218	330 uF
Yes	C303	220 nF
Yes	C305	220 nF
Yes	C750	220 nF
Yes	C753	220 nF
Yes	C757	220 nF
No	C217	100 uF
No	C225	100 uF
No	C315	4.7 uF
No	C316	4.7 uF
No	C778	4.7 uF
No	C779	4.7 uF
No	C780	4.7 uF

40% Fewer Components

Fewer solder joints higher reliability

# Design Methodology for DeCap Optimization

## 3 STEP PROCESS

1. Calculate 1<sup>st</sup> order approximations

$$C_{bulk} = \frac{L_{supply}}{Z_{Target}^2} \quad C_{decap} = \frac{ESL_{Cbulk}}{Z_{Target}^2} \quad \text{Max } L_{PDN} = C_{pkg} * Z_{Target}^2$$



2. Use **Target Z** to optimize the decoupling capacitor selection using high fidelity EM models (**ADS PIPro**)
3. Validate with full **Power Integrity Eco-System** simulation in ADS

# Modern Applications with Multiple PDNs

## Xilinx Kintex VCU105 Board: Power Planes

15 Major Power Distribution  
Networks (PDN)


16 Layer PCB



# ADS PIPro EM Simulation of the PCB PDN


## 1) IMPORT THE PCB

- Select VRM, Sink, Nets, Components
- Run EM AC Frequency Sweep




## 2) OPTIMIZE DECOUPLING

- Select capacitor models
- Setup optimization goals
- Run Optimization



## 2) GENERATE SCHEMATIC

- Auto generate schematic with PCB PDN EM model and optimized capacitors.







# PIPro: PI-specific use-model and flow

*Designed for Usability*

- Filter by Net
- Filter by Component
- Right-click to add-to-analysis
- Drag & Drop
- Hierarchical search for complex selections
- Context sensitive menus e.g. *'Select instances connected to ONLY the selected nets'*





# PIPro – DC IR Drop



# How to Interpret the Power Graph?

## Power graph






# DC Electro - Thermal Design Challenge

WATCH OUT FOR HIGH CURRENT DENSITIES IN THE GROUND RETURN PATH

- Electronic devices produce **HEAT**
- Joule losses in metallization produce **HEAT**
- Heat is transferred to the ambient (**conduction, convection, radiation**)
- Heat causes a **Temperature rise** in the electronic circuits

Thermal validation is needed to avoid

- Component overheating
- Thermal stress
- Electronic malfunctioning




# #1 – Thermal Run Away

WATCH OUT FOR CURRENT CONSTRICTION POINTS

## Coupled Electro-Thermal Equations

Electric resistance  $R_\sigma$  [V/A]


$$V_2 - V_1 = R_\sigma \cdot I$$



*...Where electric resistance  $R_\sigma$  changes with temperature  $T$*

Thermal resistance  $R_k$  [K/W]

$$T_2 - T_1 = R_k \cdot Q$$





*...Where the injected heat flux  $Q$  changes with voltage  $V$*

# Thermal is Non-Intuitive: IPC Got it Wrong



HIGH CURRENT DENSITY IN A SINGLE POINT GROUND RETURN CONNECTION

27 mil trace  $\cong$  Via Cross Section



*Equivalent cross section via has more conductive cooling than the trace.*

200 mil trace  $\gg$  Via Cross Section




*ADS PIPro  
Simulation*

*Wide trace provides conductive cooling for the via.*

# ADS PIPro EM Simulation of the PCB PDN


## 1) IMPORT THE PCB

- Select VRM, Sink, Nets, Components
- Run EM AC Frequency Sweep




## 2) OPTIMIZE DECOUPLING

- Select capacitor models
- Setup optimization goals
- Run Optimization




## 2) GENERATE SCHEMATIC

- Auto generate schematic with PCB PDN EM model and optimized capacitors.



# DDR4 DIMM Example – Ships with ADS

## DECOUPLING CAPACITOR OPTIMIZATION FOR FLAT Z






# PCB Decoupling Capacitor Optimization

FLAT IMPEDANCE VS FREQUENCY FOR BEST PERFORMANCE

Flat Z with 40% fewer capacitors



Result #2: 25 Decaps, 3 models, ...

	Enabled	Name
1	Yes	C104
2	Yes	C106
3	Yes	C107
4	Yes	C108
5	Yes	C109
6	Yes	C110
7	Yes	C111
8	Yes	C116
9	Yes	C119
10	Yes	C120
11	Yes	C123
12	Yes	C24
13	Yes	C31
14	Yes	C33
15	Yes	C35
16	Yes	C37
17	Yes	C42
18	Yes	C44
19	Yes	C46
20	Yes	C54
21	Yes	C95
22	Yes	C96
23	Yes	C97
24	No	C100
25	No	C102
26	No	C105
27	No	C60
28	No	C63
29	No	C66
30	No	C68
31	No	C70
32	No	C75
33	No	C76
34	No	C77
35	No	C78
36	No	C81
37	No	C83
38	No	C85
39	No	C87
40	No	C91

# Voltage Regulator State Spaced Averaged Models

## Measurement Based VRM Modeling

Steve Sandler – PICOTEST



4

### How to Design for Power Integrity: DC-DC Converter Modeling and Simulation


Keysight EEsof EDA  
"How to" Video

Steven Sandler  
Founder  
PICOTEST  
Author of  
*Power Integrity*  
A McGraw-Hill  
publication.



DOWNLOAD  
YOUR NEXT  
INSIGHT

KEYSIGHT  
TECHNOLOGIES



# Modeling the Power Integrity Ecosystem

$$\text{VRM} + \text{PDN} + \text{Load} = \text{PI Ecosystem}$$

Three Separate Simulations in one Schematic

## Simulation Controllers







AC  
AC1  
Start=100 Hz  
Stop=40 MHz  
Step=




S\_Param  
SP1  
Start=100 Hz  
Stop=40 MHz  
Step=



HarmonicBalance  
HB1  
Freq[1]=Fs  
Order[1]=256




# SI and PI Co-EM Simulation



Power and Signal Nets  
in the same EM  
simulation

## Vendor Specific IBIS Models to Improve Accuracy








# Simultaneous Switching Noise (SSN)



- Shows SSN noise voltage at VCCO pin, which is similar to the measured data
  - Both eye width and height are reduced by SSO noise, as expected.
  - 387.5p  $\rightarrow$  375p, **510mV  $\rightarrow$  474mV** respectively

VCCO Pin Noise Voltage By SSN



# SSO Noise Measured Example

- Simultaneous Switching Output Noise (SSON)



# Summary

- How parallel resonances lead to significant voltage ringing on the power rail
- How to calculate decoupling C for a flat target Z
- The impact of Capacitor PCB mounting parasitics
- ADS with PIPro DeCap Optimization for reduced part count and full PI Ecosystem simulation

# PDN Disasters Do Exist – Always Look at the PDN Impedance!

## Video #1

1

How to Design for Power Integrity:  
Finding Power Delivery Noise Problems




KeySight EESof EDA  
"How to" Video

Steven Sandler  
Founder  
PICOTEST


Author of  
*Power Integrity*  
A McGraw-Hill  
publication.



## Frequency Domain Shows Resonances



## Time Domain Excitation – Rogue Wave Failure



# Big Screen Simulation and Measurement Demo

- E5061B Network Analyzer Impedance Parallel Capacitors
- ADS PIPro Demo of DeCap Optimization



# Hands-On Lab: 190219\_ADS\_PI\_Lab4\_DeCap\_Optimize\_v2\_wrk.7zads

**Basics** – Instructor Led Demo

Flat Z Capacitor Selection

**Explore** –

Parallel Capacitor SPICE vs. EM Models

**Advanced** –

PIPro Decoupling Capacitor Optimization