Choose a country or area to see content specific to your location
White Papers
Power integrity is about getting the right power to the load. At 32 Gb/s the challenges of designing a low noise power delivery network are not just the fast edge speeds and diminishing timing margins. The lower signaling voltages also provide a problem. Leveraging past designs to sprinkle decoupling capacitors across modern applications with numerous low voltage dc-dc converters can create unexpected noise sources and extra part counts. A 32 Gb/s FPGA will be used to show how transmitter jitter is improved by engineering the impedance of the PDN ecosystem and at the same time reducing the part count.
Unlock Content
Sign up for free
*Indicates required field
Thank you.
Your form has been successfully submitted.
Note: Clearing your browser cache will reset your access. To regain access to the content, simply sign up again.
×
Please have a salesperson contact me.
*Indicates required field
Thank you.
A sales representative will contact you soon.