Confirm Your Country or Area
- Canada (English)
- Canada (Français)
- United Kingdom
- United States
- Hong Kong, China
- Switzerland (French)
- Switzerland (German)
Confirm your country or area to access relevant pricing, special offers, events, and contact information.
Join your colleagues and peers for this premier event
Cookies and Cross Site Tracking
Please enable both cookies and cross site tracking in your browser settings to ensure a seamless registration experience and event day viewing experience. If any registration problems occur once cookies and cross site tracking is enabled, please email us at firstname.lastname@example.org
SEPTEMBER 24, 2020 (all times are Singapore Time Zone)
10:00 a.m. – Keynote: Scaling HPC SoC Designs in the Era of AI with Silicon IP
Learn the silicon IP market trends in high-performance computing System-on-chip designs and how to achieve your latency, power, and bandwidth goals.
10:30 a.m. – Prepare to Test and Avoid Pitfalls in USB4 Implementations
Prepare to test next-gen USB Type-C® technologies with the right test methodologies.
11:00 a.m. – Data Center Technologies Move Toward $1 per Gigabit
Understand how next-generation data center technologies help the industry to drastically reduce the cost of data center interconnects.
11:30 a.m. – Demo Break
11:45 a.m. – On-Wafer / Die Test for Photonic Integrated Circuits
Effective and fast optical and electro-optical wafer- and die-level testing with surface and edge coupling.
12:15 p.m. – Improve Device Performance Using Power Integrity Test Tools
Understand common Power Integrity and PMIC design issues. Improve test accuracy and efficiency by adopting the latest Power Integrity techniques.
12:45 p.m. – Demo Break
1:00 p.m. – Test & Measurement Tradeoffs for 400G Transmitter Designs
Understand the difference between leveraging real time scopes and/or equivalent time sampling scopes platforms and when to use each for ultra high speed digital designs.
1:30 p.m. – Enhancing Data Throughput – Every. Little. Thing. Matters.
Equalization, de-embedding and forward error correction all allow design engineers to push more data through a limited channel. This paper walks through the various techniques to make understanding them simple.
2:00 p.m. – Data Center and Optical Network Ecosystem to Enable 5G
Deep dive with thought leaders and experts from industry and discuss wireline innovations in this session.
Senior Director, Product Marketing
Synopsys DesignWare® HPC IP Solutions
Strategic Planner, USB Type-C® Ecosystem Solutions
Hadrien Louchet, Ph.D.
Application Development Engineer / Scientist
Strategic Product Planner
Dr. Joachim Peerlings
Vice President and General Manager
Power Integrity Lead
In addition to the sessions, we have put together an impressive list of Solution Demonstrations. Watch this section for more details later.