Choose a country or area to see content specific to your location
백서
Power integrity is about getting the right power to the load. At 32 Gb/s the challenges of designing a low noise power delivery network are not just the fast edge speeds and diminishing timing margins. The lower signaling voltages also provide a problem. Leveraging past designs to sprinkle decoupling capacitors across modern applications with numerous low voltage dc-dc converters can create unexpected noise sources and extra part counts. A 32 Gb/s FPGA will be used to show how transmitter jitter is improved by engineering the impedance of the PDN ecosystem and at the same time reducing the part count.
콘텐츠 잠금 해제
무료 가입
*Indicates required field
감사합니다!
귀하의 양식이 성공적으로 제출되었습니다.
Note: Clearing your browser cache will reset your access. To regain access to the content, simply sign up again.
×
판매 문의 부탁드립니다.
*Indicates required field
감사합니다!
A sales representative will contact you soon.