Here’s the page we think you wanted. See search results instead:

 

Contact an Expert

Technical Support

B4661A Memory Analysis Software for Logic Analyzers

Product Status: Currently Orderable | Currently Supported

View Product Details

Current Firmware/Software

Version: 06.40.0004
Release Date: 2017-11-10

Refine the List

By Type of Content

1-7 of 7

Sort:
B4661A Memory Analysis Software for Logic Analyzers - Data Sheet
With the B4661A memory analysis software and a Keysight logic analyzer, users can monitor DDR3/4 or LPDDR2/3/4 systems to debug, improve performance, and validate protocol compliance.

Data Sheet 2018-01-17

PDF PDF 8.10 MB
B4661A ONFi Analysis Window User Guide
This guide describes how to use the ONFi Analysis window in the Logic and Protocol Analyzer GUI to analyze the captured ONFi data.

User Manual 2017-10-22

PDF PDF 2.06 MB
B4661A Memory Analysis Window User Guide
This guide describes how to use the Memory Analysis window in the Logic and Protocol Analyzer GUI to perform post processing on the captured memory data.

User Manual 2016-08-08

PDF PDF 3.19 MB
B4661A DDR Bus Decoder User Guide
This guide describes how to use the B4661A DDR Bus Decoder software to view transactions, commands, and data from a DDR2, DDR3, or DDR4 memory bus.

User Manual 2016-08-04

PDF PDF 1.16 MB
B4661A DDR/LPDDR Post Process Compliance Tool User Guide
This guide describes how to use the DDR/LPDDR Post Process Compliance tool to evaluate the captured DDR/LPDDR data against a set of user-defined limits.

User Manual 2016-08-04

PDF PDF 2.73 MB
Real-Time Compliance Tool User Guide
This guide describes how to configure and use the Real-Time Compliance tool that evaluates DDR/LPDDR data in real-time to detect and report violations to compliance limits specified in DDR/LPDDR specifications.

User Manual 2016-08-04

PDF PDF 2.17 MB
B4661A LPDDR Bus Decoder User Guide
This guide describes how to use the B4661A LPDDR Bus Decoder software with a Keysight Logic Analyzer to decode and view transactions, commands, and data from a LPDDR1, LPDDR2, LPDDR3, and LPDDR4 SDRAM memory bus in your device under test.

User Manual 2015-12-02

PDF PDF 1.60 MB