Choose a country or area to see content specific to your location
-
PRODUCTS AND SERVICES
- Oscilloscopes
-
Analyzers
- Spectrum Analyzers (Signal Analyzers)
- Network Analyzers
- Logic Analyzers
- Protocol Analyzers and Exercisers
- Bit Error Ratio Testers
- Noise Figure Analyzers and Noise Sources
- High-Speed Digitizers and Multichannel DAQ Solutions
- AC Power Analyzers
- DC Power Analyzers
- Materials Test Equipment
- Device Current Waveform Analyzers
- Parameter / Device Analyzers and Curve Tracers
- Meters
- Generators, Sources, and Power Supplies
- Software
- Wireless
- Modular Instruments
- Network Test and Security
- Network Visibility
- Services
- Additional Products
- All Products, Software, Services
- Learn
- Buy
- Support
- Home
- Resources
- Resources
What are you looking for?
Solving Power Integrity & Signal Integrity Design Challenges Seminar
Design margins are decreasing rapidly with low power IOT devices, multi-level PAM4 400 Gigabit Ethernet, and high reliability automotive systems. Your ability to leverage a data sheet design may no longer work. Today, simulation and measurement techniques must work together to solve the Power Integrity (PI) and Signal Integrity (SI) challenges of your next design.
Characterization and Optimization of Via Designs using Z-input Impedance This paper discusses a simple, but very effective Z input impedance method that augments the traditional TDR method for characterizing and optimizing via designs in much faster speed systems. > Slides (PDF, 3.91 MB) |
ADS Interconnect Toolbox - Via Designer This paper discusses the flow and application examples of ADS Interconnect Toobox, which includes Controlled Impedance Line Designer (CILD) and Via Designer. > Slides (PDF, 1.76 MB) > Workspaces (7zads, 42.3 MB) |
PIPro DC Electro-Thermal Insights for PCB Applications This paper discusses the PCB thermal effect such as increased DC IR-Drop due to temperature rise and how to mitigate it. > Slides (PDF, 4.39 MB) > Workspaces (7zads, 124.9 MB) |
Simulation to Measurement Challenges on PAM4 for 400GB Ethernet This paper discusses PAM4 signaling, IBIS-AMI modeling, Interconnect application space for 400G Ethernet with an application example. > Slides (PDF, 3.81 MB) |
Optimizing PDN DeCaps for Noise and EMI This paper discusses the theory and methodology to design flat impedance for power delivery networks. > Slides (PDF, 5.95 MB) > Workspaces (7zads, 13.8 MB) > README (PDF, 3.09 MB) |
DDR5 Exploration with Simulation This paper discusses the design challenges for DDR5 and introduces Keysight EDA DDR solutions. > Slides (PDF, 4.30 MB) |
Related Links
- © Keysight Technologies 2000–2024
- Privacy
- Sitemap
- Terms
- Trademark Acknowledgements
- Feedback
- Accessibility