Choose a country or area to see content specific to your location
Application Notes
As CMOS device feature sizes continuously scale down there are accompanying increases in both electric field strength and current density, which in-turn act to reduce device lifetimes. These factors make the testing of CMOS device reliability concerns such as gate and interlayer dielectric degradation, hot carrier effects, bias temperature instability and interconnect opens and shorts crucial to guarantee integrated circuit (IC) lifetimes.
Unlock Content
Sign up for free
*Indicates required field
Thank you.
Your form has been successfully submitted.
Note: Clearing your browser cache will reset your access. To regain access to the content, simply sign up again.
×
Please have a salesperson contact me.
*Indicates required field
Thank you.
A sales representative will contact you soon.