기술 지원
전자 측정
상세분류 제거1-25 / 513
|
Model Realistic Aerospace System and Radar Scenarios in Your Design Flow
Model Realistic Aerospace System and Radar Scenarios in Your Design Flow
세미나 프리젠테이션 2019-11-19 |
|
|
SATCOM Wideband System Analysis Mission Requirements and Channel Impairments
Studying the Interference Effects in Satellite Communication with Dynamic Scenario Modeling
세미나 프리젠테이션 2019-11-15 |
PDF
5.02 MB
|
|
Network Analysis
This paper covers transmission line theory, S-parameters, the Smith Chart and impedance measurements/matching. Transmit/receive and directivity paths are described along with how dynamic range and accuracy can be optimized. Calibration and error correction is also covered.
세미나 프리젠테이션 2019-11-01 |
PDF
5.53 MB
|
|
Accuracy Matters
What do you do with the result after you take a measurement? Often, people compare the result to a specification and make a “Pass” or “Fail” decision to ship or reject the item under test. They don’t teach you in school how accuracy affects the risk of incorrect Pass/Fail decisions. We will.
세미나 프리젠테이션 2019-11-01 |
PDF
1.53 MB
|
|
Power Integrity Boot Camp for Designers Seminar
Power Integrity hands-on simulation and measurement demonstrations. Keysight and Picotest experts bring to life the popular How to Design for Power Integrity 5-part YouTube series with Steve Sandler.
세미나 프리젠테이션 2019-10-04 |
|
|
ECOC 2019 - The European Conference on Optical Communications
ECOC 2019 - The European Conference on Optical Communications
세미나 프리젠테이션 2019-09-19 |
|
|
Addressing FEC challenges on your 400G device Webinar
Addressing FEC challenges on your 400G device Webinar
세미나 프리젠테이션 2019-09-19 |
|
|
Selecting and Modeling the Voltage Regulator Module (VRM)
Section 3: This seminar includes Power Integrity hands-on simulation and measurement demonstrations.
세미나 프리젠테이션 2019-09-17 |
PDF
3.63 MB
|
|
High Speed Digital Design Seminar: New features and capabilities of ADS 2020 for DDR and SerDes
High Speed Digital Design Seminar: New features and capabilities of ADS 2020 for DDR and SerDes
세미나 프리젠테이션 2019-08-21 |
|
|
Channel Operating Margin (COM)
Channel Operating Margin (COM)
세미나 프리젠테이션 2019-08-15 |
PDF
983 KB
|
|
Advanced Via Designer in PathWave ADS 2020
Advanced Via Designer in PathWave ADS 2020
세미나 프리젠테이션 2019-08-15 |
PDF
2.13 MB
|
|
MIPI C-PHY: Solving Simulation Challenges
MIPI C-PHY: Solving Simulation Challenges
세미나 프리젠테이션 2019-08-15 |
PDF
2.98 MB
|
|
Simulation-to-Masurement Challenges and Solutions for 400GB Ethernet PAM4
Simulation-to-Masurement Challenges and Solutions for 400GB Ethernet PAM4
세미나 프리젠테이션 2019-08-15 |
PDF
5.29 MB
|
|
Designing for DDR4 and Beyond
Designing for DDR4 and Beyond
세미나 프리젠테이션 2019-08-15 |
PDF
8 MB
|
|
Avoiding Power Delivery EMI/EMC Issues through Design Best Practice
Avoiding Power Delivery EMI/EMC Issues through Design Best Practice
세미나 프리젠테이션 2019-08-15 |
PDF
5.11 MB
|
|
IMS 2019 - Show Guide
IMS 2019 - Show Guide
세미나 프리젠테이션 2019-05-30 |
PDF
1.56 MB
|
|
Board Test User Group Meeting - May 9, 2019
Download the presentations from the May9, 2019 User's Group meeting in Cleveland
세미나 프리젠테이션 2019-05-09 |
|
|
High Speed Digital Design Seminar: New features and capabilities of ADS 2019 U1 for DDR and SerDes
High Speed Digital Design Seminar: New features and capabilities of ADS 2019 Update 1 for DDR and SerDes
세미나 프리젠테이션 2019-04-10 |
|
|
Webcast: DDR 5.0 - Understanding the Test Ramifications of DDR5
Webcast: DDR 5.0 - Understanding the Test Ramifications of DDR5
세미나 프리젠테이션 2019-02-18 |
|
|
EM for Your RF/Microwave Circuit Designs Workshop
Materials for the EM for Your RF/Microwave Circuit Designs Workshop.
세미나 프리젠테이션 2019-02-05 |
|
|
Advanced Measurement Techniques for PCIe 5.0 T x/Rx Test
Advanced Measurement Techniques for PCIe 5.0 T x/Rx Test
세미나 프리젠테이션 2019-01-23 |
|
|
PAM4 and TDECQ Transmitter Testing
PAM4 and TDECQ Transmitter Testing PDF - NDC Post Event Literature
세미나 프리젠테이션 2018-10-26 |
PDF
4.55 MB
|
|
Optimizing and Troubleshooting Closed Loop Performance
There are many textbooks, papers, and materials on closed-loop control design for switched-mode power supplies (SMPSs). In this paper, you will learn about mechanisms which cause designs to diverge from a typical textbook closed-loop performance, new techniques which can provide insights into problems, and how to correct issues before fabrication through an improved workflow.
세미나 프리젠테이션 2018-10-10 |
PDF
4.59 MB
|
|
Designing Switched-Mode Power Supplies in the High di/dt Era
Engineers building switched-mode power supplies into their systems demand lower cost, smaller size, and lighter weight. Three components dominate the design challenge: the heat sink, the inductor, and the capacitor. Traditional workflows don't work in the high di/dt era because they are blind to the spike voltages induced across layout parasitics. This paper discusses a post-layout analysis step to the workflow between the pre-layout circuit simulation and physical prototyping steps.
세미나 프리젠테이션 2018-09-20 |
PDF
2.38 MB
|
|
Understanding and Controlling Conductive EMI
High-speed switched-mode power supplies produce noise (conducted and radiated EMI) that can interfere with other electronics and degrade system performance and reliability. Also, this circuit must function correctly even in the presence of inbound interference from its environment, again both conducted and radiated. In this paper, we advocate a different approach; post-layout simulation of EMC as part of the design process.
세미나 프리젠테이션 2018-09-20 |
PDF
6.60 MB
|
