Here’s the page we think you wanted. See search results instead:


Contact an Expert

PCI Express 3.0 Receiver test of ASICs- how to face this challenge - webcast

1   Hour | Webcast - recorded | Where & When

Why this event is important

When the PCIe 3.0 standard was generated it was a goal to re-use the existing passive infrastructure (in PCIe terminology: the channels). With a nearly x2 signal rate (8G vs 5G), the signal attenuation was much higher and the signal degradation (ISI) more significant resulting in closed eyes at the RXs. As TX equalization (de-emphasis) was already utilized at PCIe 2.0, it was now the RX’s turn to open up the eyes and ensure error free operation. This is achieved by RX equalizers such as CTLE (Continuous Time Linear Equalizer) and DFE (Decision Feedback Equalizer).

As the error free transmission in PCIe 3.0 now heavily depends on the RX it is now normative to perform RX test and it was only informative only for PCIe 2.0. And normative means, that this is a must requirement.

So customers need a test set up that emulates worst case conditions (e.g. the channel) but is flexible as well for characterization purposes (variable de-emphasis, Random Jitter, Sinusoidal Jitter, ….). Such a setup is going to be introduced and discussed during the webcast. Furthermore we all agree that, providing a stressed signal without proper calibration is meaningless. Therefore we are also going to focus on calibration and its automation for better reproducibility.

As the calibration point for the compliant stressed eye lies inside the RX behind equalization, a combination of measurement and simulation (including optimization of reference RX equalizers) is required. PCI-SIG® delivers a part of it (the so-called Seasim Software Package ), but automating the many steps from capturing the waveform that characterizes the test set-up to the final stress test signal ensures repeatability.

Who should attend

R&D and Design Verification Engineers doing physical layer test and/or characterization on receivers of PCIe3 ports of ASICS and PCIe3 add-in-cards and motherboards.


The seminar is going to be recorded and the registrants will be provided with a link to the recording for a later review


PCI-SIG®, PCIe® and PCI Express® are US registered trademarks and/or service marks of PCI-SIG

Where & When

Price Location For more information
Free At your desk Enroll / view the recording of the live broadcast on Apr 14, 2011 

Prices shown are list prices and are subject to change without notice.