Aqui está a página que achamos que você queria. Veja o resultado da pesquisa ao invés de:

 

Contate um especialista

What TAP signals are sampled during the falling edge of a TCK signal?

The test data out (TDO) signals of the test access port (TAP) are sampled into the test logic on the falling edge of a test clock (TCK) signal.

NOTE: Falling edge: A transition from a high to a low logic level. In positive logic, a change from logic 1 to logic 0