Here’s the page we think you wanted. See search results instead:

 

Contact an Expert

DDR, DDR2, DDR3, DDR4 Memory Design & Test

Double Data Rate (DDR) Synchronous Dynamic Random Access Memory (SDRAM) is implemented in several forms today:

Keysight’s solutions for DDR memory applications are driven and supported by Keysight experts that are active in the Joint Electronic Devices Engineering Council (JEDEC). Our involvement in standards groups and their related workshops, and specification development enables Keysight to bring the right solutions to the market when our customers need them.

Regardless of the DDR generation design challenges you are facing, Keysight offers a complete solution set from electrical to protocol. Work with Keysight and gain insights for your best design.

Keysight RF and Digital Learning Center - A commitment to learning with industry experts

Explore YouTube Videos 

1-10 of 10

Sort:
Physical Layer Testing of USB Type-C Products Webcast 
Original broadcast October 20, 2017

Webcast - recorded

 
Test with Data Analytics to Enable Faster Time to Market Webcast 
Original broadcast March 8, 2017

Webcast - recorded

 
DDR4/LPDDR4 Testing – Best Practices to Get to Market Faster Webcast 
Original broadcast April 20, 2017

Webcast - recorded

 
Overcoming 400G Test Challenges using PAM-4 Webcast 
Original broadcast December 13, 2016

Webcast - recorded

 
Jitter Measurements and Real-Time Eye Analysis Using an Oscilloscope Webcast 
Original broadcast May 28, 2015

Webcast - recorded

 
Introducing the New Infiniium V-Series High-Performance Oscilloscope Webcast 
Original broadcast April 14, 2015

Webcast - recorded

 
Next generation BERT Ensures Signal Integrity in High-speed Digital Designs Webcast 
Original broadcast January 21, 2014

Webcast - recorded

 
Fixturing and Fixture Removal for Multiport Devices with Non-Standard RF Interfaces Webcast 
Original broadcast March 11, 2014

Webcast - recorded

 
Accelerate DDR4/LPDDR3 Memory Debug with Bus level Signal Integrity Insight Webcast 
Original broadcast March 4, 2014

Webcast - recorded

 
Tips to Debugging DDR 1, 2 and 3 Physical and Protocol Layer Issues webcast 

Training Materials 2009-01-06