PathWave FPGA

PathWave FPGA lets you customize your instruments to accelerate your measurements. Simplify the development of custom digital signal processing algorithms for hardware FPGA devices. Reconfigure instruments with shorter compiling time and customizable processing functions. With a combination of development and run-time FPGA software, unlock the power of your Keysight instruments.

- Rapidly prototype new control structures on arbitrary waveform generators and digitizers with FPGA software
- Insert your own logic into instrument FPGAs
- Compile-to-hardware with one-click
- Quickly visualize your application flow
- Streamline your design process with native FPGA-code compatibility
- Supports VHDL, Verilog and Xilinx projects, and Xilinx IP Catalog





Contents

R	Release Notes	3
	Release 2022 Update 1.0 version information	3
	Release 2022 version information	4
	Release 2021 update 2.0 version information	5
	Release 2021 update 1.0 version information	6
	Release 2021 hotfix version information	7
	Release 2021 version information	8
	Release 2020 update 1.1 version information	. 10
	Release 2020 update 1.0 version information	. 11
	Release 2020 version information	. 12
	Release 2019 version information	. 13
	Release 2018 version information	14

Release Notes

This section contains information about the current and previous releases of PathWave FPGA.

Release 2022 Update 1.0 version information

Build Number	3.7.15
Released Date	January 30, 2023
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	PathWave_FPGA_2022_Update_1.0_ winx64.exe

This is a minor release of PathWave FPGA that updates the Fast Data Sharing (FDS) interfaces in schematics with IP settable read latency and improves the usability of the IP Packager.

To check the version of PathWave FPGA you have, please note your current version in the start up banner. This update includes some minor bug fixes so we do recommend updating.

- Usability improvements when loading HDL files in IP packager.
- Report read latency values of IP connected to fds tx secondary interfaces.
- · Report address width of fds interfaces.
- Added ID registers which allow BSP developers to verify k7z loading over ICAP.
- Improved net highlighting when selected.

Release 2022 version information

Build Number	3.5.9
Released Date	July 15th, 2022
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	PathWave-FPGA-2022-winx64.exe

- Integrated FPGA build script for participating BSPs. This feature enabled updates to the FPGA build process.
 - Choosing the FPGA flow and strategy.
 - Choosing step directives.
 - Adding timing constraints.
 - Adding hooks before/after FPGA build steps.
- FDS endpoint IP for use with Test Sync Executive.
- Added address info into the design info file.

Release 2021 update 2.0 version information

Build Number	3.2.5
Released Date	February 28th, 2022
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	PathWaveFPGA_2021_update2.0_win_x64.exe

- PathWave FPGA has discontinued the use of the terms "master" and "slave" in favor of "primary" and "secondary" respectively
- A new easy-to-parse "design info" output file describes the contents of the sandbox design and the connections between IP blocks. BSPs supporting this feature will include the file in the k7z output.
- AXI Stream interfaces in submodules are now allowed to have a tdata port whose width is not a multiple of 8.
- Updated the FDS interfaces to version 2.0, adding signals for start and end of transactions. The 1.0 version is no longer supported.
- When attempting to install PathWave FPGA on Windows 7, the installer now warns the user that Windows 7 is no longer supported.

Release 2021 update 1.0 version information

Build Number	2.5.11.0
Released Date	October 4th, 2021
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	PathWaveFPGA_2021_update1.0_win_x64.exe

- Updates to the PathWave FPGA IP Repository
 - New IP
 - CMultiplier/CMult_stream/CMult_streamFC Complex multipliers
 - o AWGN Additive White Gaussian Noise generator
 - TraceAccum Trace accumulator used to average multiple traces (time records)
- Submodule address spaces are flattened into the top-level address map inside the k7z
- FDS port connections in the sandbox are reported in the k7z
- New Interface definition for HVI generic instruction

Release 2021 hotfix version information

Build Number	2.3.28.0
Released Date	July 8th, 2021
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	PathWaveFPGA_2021_update0.1_win_x64.exe

Fixes:

• Fixes a licensing error which exhibits as being unable to open multiple instances of PathWave FPGA when using floating licenses. With this fix, a workstation can open multiple PathWave FPGA instances using a single license.

Release 2021 version information

Build Number	2.3.10.0
Released Date	February 3rd, 2021
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	PathWaveFPGA_2021_shp_win_x64.exe

- PathWave FPGA now uses Keysight standard licensing, and the Keysight PathWave Licensing Manager. The application licensed feature name is KF9000B. Existing projects may be opened with their previous application or this release. See Licensing in the FPGA Users Guide for more details.
- User projects may now have project-specific IP Repos.
- Updates to the PathWave FPGA IP Repository
 - New IP
 - BitCount Count the bits in a word
 - Counter Programmable up/down counter
 - FreqCnt Frequency Counter
 - o ConvertBitWidth/ConvertBitWidthStream Convert bit widths of data
 - Prbs Pseudo random bit sequence generator
 - Reorder/reorderStream Change order of samples within a supersampled vector
 - ReshapeUp/ReshapeDown Change the number of samples in a supersampled vector
 - Updated IP
 - DecimateBy5
 - DecimateBy5Complex
 - ° LO

Removal of Runtime Support Package (RSP)

The RSP has been obsoleted in favor of native instrument drivers (C#, Python, etc.) provided by Board Support Packages (BSPs). These drivers provide the same functionality that the RSP provided, along with additional board-specific functionality.

Release 2020 update 1.1 version information

Build Number	2.2.18.0
Released Date	November 2nd, 2020
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	Pwf_2020_update1.1_winx64.exe

Fixes:

• Fixed an issue where using Vivado 2020.X+ would fail when running FPGA builds.

Release 2020 update 1.0 version information

Build Number	2.2.15.0
Released Date	November 14th, 2019
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	PathwaveFPGA_2020_update1.0_win_x64.exe

- VLNV (Vendor-Library-Name-Version) is now used to avoid collisions with IP having the same name, but a different vendor, library, or version. See Name Collisions in the FPGA Users Guide for details.
- All IP are now shown in one IP catalog. You can customize how the IP is grouped and which IP information is displayed. See IP Catalog in the FPGA Users Guide for details.
- When importing Verilog IP into PathWave FPGA, most operators are now supported in port range expressions. See Verilog Support in the FPGA Users Guide for details.

Release 2020 version information

Build Number	2.0.5.0
Released Date	August 8th, 2019
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	PathwaveFPGA_2020_shp_win_x64.exe

- Verilog parameter support. See Verilog Support in the FPGA Users Guide for details.
- Enabling register stages at the sandbox boundary. See Registering Sandbox Interfaces in the FPGA Users Guide for details.

Release 2019 version information

Build Number	1.2.19.0
Released Date	March 26th, 2019
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	PathwaveFPGA_2019_shp_win_x64.exe

- Enabled re-targeting a project from one BSP to another. See Migrating a design to a new BSP in the FPGA Users Guide for details.
- Added hierarchical design support through Sub-modules. See Creating a New Submodule Project in the FPGA Users Guide for details.
- Added new IP to the included base IP. See PathWave FPGA IP Repository in the FPGA Users Guide for details.
- Parsing of IP-XACT 2009 enabled. Xilinx Vivado blocks will now use the interfaces present in the block
- Created a tool for packaging HDL code into IP-XACT 2014. See IP Packager in the FPGA Users Guide for details.

Release 2018 version information

Build Number	1.0.4.0
Released Date	June 12th, 2018
Operating systems	Microsoft Windows 10 64-bit Pro and Enterprise
File Name	PathwaveFPGA_2018_shp_win_x64.exe

Features:

- PathWave FPGA is a graphical environment that provides a way to rapidly develop FPGA designs on Keysight Open FPGA hardware.
- An IP library is provided which includes Logic/Math, Memory, and DSP blocks that can be included
 in an FPGA design. Vivado IP blocks or custom HDL IP can also be imported and the port interfaces
 described using IP-XACT 2014.
- PathWave FPGA provides a design flow from schematic to bitfile generation with the press of a button.

BSP Compatibility

PathWave FPGA is compatible with all BSPs, but there are several minor issues.

The M3202 3.73 release and the M3302 3.64 release both contain a block called "Streamer32x2." Every time you load or create a project with one of these BSPs you will get an error dialog because PathWave FPGA also contains the same block. We recommend that you do one of the following to fix the issue.

- If you do not want to use the streamer block while using PathWave FPGA then follow these steps:
 - For the M3202 **delete** the folder: C:\Program Files\Keysight\M3202A BSP\R037300\b-sp\ip\7k325\streamer32x2 and **delete** C:\Program Files\Keysight\M3202A BSP\R037300\b-sp\ip\7k410\streamer32x2
 - For the M3302 **delete** the folder: C:\Program Files\Keysight\M3302A BSP\R036400\b-sp\ip\7k325\streamer32x2 and **delete** C:\Program Files\Keysight\M3302A BSP\R036400\b-sp\ip\7k410\streamer32x2

- If you do want to use the streamer block while using PathWave FPGA then follow these steps:
 - For the M3202 **delete** the folder: C:\Program Files\Keysight\M3202A BSP\R037300\b-sp\ip\7k325\streamer32x2 and **move** C:\Program Files\Keysight\M3202A BSP\R037300\b-sp\ip\7k410\streamer32x2 to an IP repository. This IP repository must be used in PathWave FPGA 2018, but must not be used in later versions of PathWave FPGA.
 - For the M3302 delete the folder: C:\Program Files\Keysight\M3302A BSP\R036400\b-sp\ip\7k325\streamer32x2 and move C:\Program Files\Keysight\M3302A
 BSP\R036400\bsp\ip\7k410\streamer32x2 to an IP repository. This IP repository must be used in PathWave FPGA 2018, but must not be used in later versions of PathWave FPGA,

The M3102A 1.35 release and the M3202A 3.67 release build scripts contain hard-coded paths to the PathWave FPGA 2018 k7z_generator.exe program. This will cause a failure if PathWave FPGA 2018 is not installed. To fix this for this and future PathWave FPGA releases, do the following steps which may require administrator privileges:

- Navigate to the BSP script folder; this is typically C:\Program Files\Keysight\M3102A BSP\R013500\bsp\script for the M3102A or C:\Program Files\Keysight\M3202A BSP\R036700\bsp\script for the M3202A.
- Copy the sd_common_build.tcl file to a location other than C:\Program Files.
- Open the copy of sd_common_build.tcl file in a text editor.
- Change the line at or around line 437 from: set k7zGenerator {C:/Program Files/Keysight/PathWave FPGA 2018/k7z_generator.exe} to:
 - set k7zGenerator [file join \$script_dir k7z_generator.exe]
- Copy the edited version of sd_common_build.tcl file back to its original location in C:\Program Files.
- Copy the following files from the PathWave FPGA install folder (typically C:\Program Files\Keysight\{PathWave FPGA Install}) to the BSP script folder:
 - 7za.exe
 - k7z_generator.exe

Known Issues

- There is a known issue when using the M3xxx BSPs with Vivado 2020.2. This affects all versions of PathWave FPGA. When using these BSPs, use a different version of Vivado.
- IP block 'Streamer32x2b' requires Vivado 2018.1 minimum. Use the 'Streamer32x2' IP block with earlier versions of Vivado.

• There are issues when using the 'Streamer32x2' IP block and the DDR interface in the M3xxx BSPs with Vivado 2018.1. When using the 'Streamer32x2' IP block or the DDR interface in these BSPs, it is recommended to use a different version of Vivado.

· Backward Compatibility

- In PathWave FPGA 2019 release or earlier, MEM interface was treated as having a byte-addressing scheme. From this release forward, MEM interfaces are using a word-addressing scheme.
 This change has the following impact to a project created with an earlier release and used with the current one:
 - if the project contained interface instances that were using the MEM interface but originating from a byte-addressing design interface (like AXIMM), the maximum acceptable value for the address width of the each instance has been lowered by 2 bits. This might cause the selected address width value to fall out of range. The user needs to manually adjust the value.
 - if the project contained a register bank originating from a MEM interface, the address offset difference between each register is reduced from 4 to 1.
- In PathWave FPGA 2019 release or earlier, "TO range" ports were broken out into individual wires on the schematic. This behavior has been removed. This change has the following impact to a project created with an earlier release and used with the current one:
 - o any connections on a "TO range" port will be lost.
- Using multiple monitors with different display scaling can result in issues with the PathWave FPGA UI. We recommend using the same scale factor for all monitors. Below are known issues, but there are likely others:
 - Window does not auto adjust when moving between monitors with different resolutions (e.g. 4K to 2K).
 - Title bar buttons do not respond to user interaction when moved from a 4K monitor to a non-4K monitor if text scaling set at 150% or above.
 - Window cuts off sections of the program on 4K monitors with text scaling set at 250% or above.
 - White border is present around maximized window on 4K monitors with text scaling set at 250% or above.
 - Changing display scaling while PathWave FPGA is running is not recommended and may not work correctly.

VHDL support

The value range of an Integer datatype of a port is ignored. Directly importing such a file in PathWave FPGA will be completed successfully, however, the synthesis of any design that contains that IP will fail. A workaround is to create an IP-XACT file for the VHDL file using the IP Packager. Then, in the Physical Ports tab, modify the width to match the actual width required.

- Some VHDL errors are ignored by PathWave FPGA when importing VHDL, but will fail during synthesis. Vivado is the authority on whether a VHDL file is valid, not PathWave FPGA.
- For vector ports with a 'downto' range, the right boundary must be literal '0'. For a 'to' range, the left boundary must be literal '0'.
- Constants or datatypes imported from another package cannot be used in the entity declaration.
- When Kactus2 is used for creating IP-XACT for a VHDL file, the VHDL entity declaration must end with "end <entity_name>" and not "end entity."
- Arrays are not supported. They may or may not load into the schematic properly, but they will not build properly.

Verilog support

- Importing Verilog IP into PathWave FPGA has a number of known limitations. It is recommended that you create IP-XACT for any Verilog IP that does not meet the following conditions. Note that only module declarations, port and parameter definitions and 'endmodule' are checked. A violation of the following conditions will produce a "Syntax Error" message when importing Verilog IP:
 - Module declarations must include at least one port definition.
 - Ports and parameters cannot have the same name differing only by case (e.g. "myPort" and "myport").
 - Tasks and functions are not supported because their ports are misinterpreted as part of the module's interface.
 - Output registers cannot be assigned an initial value in the same statement where it is defined, such as "output reg myReg = 0;"
 - Definition of port attributes is not supported, such as "(* attribute definition *) input portName, ".
 - Parameters and port definitions in a module declaration may not be conditionally included using `ifdef / `endif statements and they cannot use any preprocessor Variables.
 - Expressions are limited to 32-bit signed integers. For example, "'hffff_ffff" is treated as -1 instead of 4294967295.
 - Size constants in expressions are ignored. For example, "4'd65" is treated as 65 instead of being truncated to 1.
 - Arrays will fail to parse and will not load.
- Arrays are not supported in ipxact, but may load without giving any errors.

- Literals are restricted to 64 bits in this release. A '1' in the uppermost bit of the 64 bits can be represented with a hexadecimal or binary representation, or a negative decimal.
- UNC paths are not supported for building FPGA bits.
 - A UNC path can be mapped to a windows drive for building, but this is discouraged due to slow FPGA build times on remote file systems.
- If you run into intermittent licensing errors using a network license server, it could be because of a short timeout. Increasing the environment Variable FLEXLM_TIMEOUT to 20000000 will set the timeout to be 20 seconds.
 - If licensing errors do not stop, a local node locked license will solve the issue.
- Saving and loading from a path with unicode characters is not supported.
- IP-XACT with callouts to unused HDL files can cause FPGA builds to fail.
- Using enumeration names longer than 150 characters can cause the IP Packager to crash
- For the LO5_DC and LO5_UC library IP blocks, the tunable range for the LO frequency is limited to $f/f_S = \pm 0.4$.

Learn more at: www.keysight.com For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/conactus KEYSIGHT TECHNOLOGIES