
Keysight 1GG6-4059 3 to 20 GHz IQ Modulator



Data Sheet

Features


- 3.2 to 20 GHz operation
- > 2 GHz modulation bandwidth
- Good output power flatness with frequency and temperature
- Easy quadrature adjustment and impairment



Description

The 1GG6-4059 is a broadband IQ modulator for microwave digital signal generation. The device is fabricated using the Keysight Technologies, Inc. GaAs/InGaAs/AlGaAs pHEMT process which combines outstanding performance with instrument grade reliability. The LO input is vector-modulated in response to differential signals into the I and Q ports.

The output signal is combined using an on-chip balun for single-ended operation with improved output power, carrier rejection, and dynamic range.



- Chip size: 2490 x 1200 μm (98.0 x 47.2 mils)
- Chip Size Tolerance: ±10 μm (±0.4 mils)
- Chip thickness: 62.5 ±15 μm (2.5 ±0.6 mils)

Symbol	Parameters/conditions	Min	Мах	Units
V _{ss}	Negative supply voltage	-5.5	0	Volts
V _{blo}	Mixer bias voltage	-2	2	Volts
V _{ci} , V _{cq}	I and Q channel phase control voltage	-2	2	Volts
V _I , V _{Ibar} V _Q , V _{Qbar}	I and Q input voltages	-1.5	1.5	Volts
U U dg	Detector diode bias current		125	uA
V _{di} , V _{dq}	Detector diode bias voltage	-2	2	
VLO _{DC}	DC voltage on LO input	-2	2	Volts
PLO _{in}	Total LO input power		19.4	dBm
VDC _{RFout}	DC voltage at RF output	-9	9	Volts
T _{bs}	Backside temperature ²	-55	75	°C
T _{max}	Maximum assembly temperature (for 60 seconds maximum)		300	О°
T _{stg}	Storage temperature	-65	165	°C

Absolute maximum ratings¹

Operation in excess of any one of these ratings may result in permanent damage to this device. 1.

T_A = 25 °C except for T_{bs}, T_{stg}, and T_{max}.
For MTTF > 5 x 10⁵ hours. Operation in excess of T_{bs} will degrade MTTF.

DC specifications/physical properties¹

Symbol	Parameters/conditions	Min	Тур	Max	Units
V _{ss}	Supply voltage	-5.2	-5.0	-4.8	Volts
l _{ss}	Supply current	0.92	1.1	1.33	Amps
$V_{(I-Ibar)}, V_{(Q-Qbar)}$	Differential modulation voltage drive		150		mV rms
V _c	Quadrature coarse adjust control voltage (automatically set by DC feedback loop to equalize V_{di} and V_{dq} to within five millivolts)	-1.3		+1.0	Volts
V _{ci} –V _{cq}	Quadrature fine adjust – to achieve quadrature		±0.05		Volts
	Quadrature fine adjust – full-scale		±0.5		Volts
IV _{di} , IV _{dq}	Detector diode bias current	25	50	100	uA
V _{di} , V _{dq}	Detector voltage (RF off)	0.5	0.75	1.1	Volts
dV_{di} , dV_{dq}	Detected voltage (Vd _{rf on} – Vd _{rf off}) (LO = 10 dBm @ 20 GHz) ²			-0.1	Volts
V _{blo}	Mixer bias voltage (Set for highest P _{out} at highest use frequency)	-1.2	-0.6	0	Volts
RL _{di} , RL _{dq}	Resistive load on di and dq	75 k	100 k	125 k	Ohms

Measured on wafer with T_{chuck} = 25 °C unless otherwise noted.
Detector deflection is negative.

RF specifications

Symbol	Parameters/conditions	Min	Тур	Max	Units
f	Frequency range	3.2		20	GHz
PLO	LO input power	6	7	10	dBm
Gain ratio	Ratio of I to Q gain	0.8	1.0	1.2	V/V
RLLO	LO input return loss		-12	-8	dB

1. Measured on wafer with T_{chuck} = 25 °C unless otherwise noted. Conditions: V_{bio} = -0.8V, V_{ss} = -5.0 V

Applications

The 1GG6-4059 adds accurate direct vector modulation to RF and Microwave signals.

Biasing

The 1GG6-4059 operation requires a single –5 V power supply (V_{ss}) and other biases and adjustments as shown in the chip schematic in Figure 1. Two 50 μ A current sources bias internal detector diodes. The DC negative feedback loop automatically sets coarse quadrature and stabilizes device performance against time and temperature effects. V_{blo} optimizes mixer conversion loss and linearity. There are also four external adjustments which are frequency–dependent:

1. $V_{ci}-V_{cq}$: Fine adjustment of quadrature (note that coarse quadrature is automatically adjusted by the negative feedback loop).

2. I (or Q) channel gain: To compensate for slight channel gain differences.

3. I channel offset: A small DC offset to cancel in-phase carrier leakage paths to the output.

4. Q channel offset: A small DC offset to cancel quadrature carrier leakage paths to the output.

Values for the above four should be determined during factory calibration.

Operation

The 1GG6-4059 includes a balun to reduce carrier leakage and maximize output power. This works because the balun responds only to differential-mode signals, while carrier leakage is common-mode.




Figure 1. 1GG6-4059 electrical control diagram

The five separate $\rm V_{ss}$ pads should be bypassed with 47 pF capacitors placed very close to the chip. A 0.1 uF cap should be used to bypass $\rm V_{ss},$ and can be located on the bias board.

Note that the 1GG6-4059 output is close to a square wave, containing strong harmonic content at odd multiples of the carrier frequency. External filtration is required if these harmonics are unacceptable.

$V(I\!-\!I_{\text{bar}})$ and $V(Q\!-\!Q_{\text{bar}})$

I and Q port input impedances change as a function of V_{blo} and frequency. Input impedances drop as V_{blo} is adjusted more positive as the mixer FETs are spending a greater proportion of the time turned on. Input impedances also drop as RF frequency increases because the post amplifier's capacitive loading effects increase at higher frequencies.

The specifications in this data sheet refer to voltages directly at the I and Q pads of the chip. For finite I and Q signal source impedances, the user may choose to increase the source voltage as frequency increases to maintain constant voltage drive at the chip I and Q ports.

Imperfect mixer port-to-port isolation produces some RF energy at the I and Q ports. Care should be used to prevent standing waves from creating ripples in the device performance. It is recommended that a closely spaced, LC low pass filter is used with a corner frequency of 1 - 2 GHz to prevent LO leakage through the baseband paths, and to maintain a controlled termination impedance at the LO rates.

Diode Biasing

The detector bias current supplies must be able to source into +1 V.

$\mathsf{V}_{\mathsf{blc}}$

Conversion gain and IM3 performance are weak functions of V_{blo}. Settings from –1.2 to 0 V will usually show little sensitivity. A recommended setting of –0.7 to –0.5 will come close to optimum performance for most devices. Optimum V_{blo} is a function of FET pinchoff voltage, which varies from chip to chip and wafer to wafer.

LO Harmonic Content

Due to the high-pass / low-pass nature of the lead/lag phase shifters, changing harmonic energy on the LO input could invalidate the calibration. Harmonic content less than -45 dBc will generally obviate this concern. Unless otherwise indicated in the figures below, $P_{in} = 7$ dBm. V_{blo} is not readjusted between different measurements.

Input LO Power

The FET-based phase shifters produce their own distortion. Higher drive levels exacerbate this problem and adversely affect quadrature drift performance over temperature. The highest sensitivity occurs at lower frequencies. Improved quadrature drift can be obtained by sloping the LO power down at low frequencies. A 2 - 4 dBm LO drive at 3.2 GHz results in no appreciable degradation in IM3 products, or LO feedthrough drift while gaining several dB in reduced image drift. An LO drive as high as 10 dBm at 20 GHz will cause minimal degradation to quadrature drift, and may fractionally improve IM3 products.

Assembly Techniques

See Figure 2 for bond pad dimensions and locations.

Epoxy die–attach using a conductive epoxy, and solder die– attach using a fluxless gold–tin solder preform are both suitable assembly methods. The IC must be attached to an electrically conductive surface that forms DC and RF ground for the circuit. Wire mesh bonds (500– line/inch or equivalent) should be used at the RF input and output ports. These bonds must be kept as short as possible to minimize parasitic inductance. DC bias may be supplied through conventional 0.7–mil gold wire bonds. Using 1.0 mil wire is not recommended.

GaAs MMICs are ESD sensitive. ESD preventive measures must be employed in all aspects of storage, handling and assembly. PCB Contract Manufacturers and sub-contractors should note that the 1GG6-4059 has a human body model ESD sensitivity as low as 75 volts. MMIC ESD precautions, handling considerations, and die attach and bonding methods are critical factors in successful GaAs MMIC performance and reliability.

Keysight Technologies GaAs MMIC ESD, Die Attach and Bonding Guidelines - Application Note, literature number 5991-3484EN provides basic information on these subjects.

RoHS Compliance

This device is RoHS Compliant. This means the component meets the requirements of the European Parliament and the Council of the European Union Restriction of Hazardous Substances Directive 2011/65/EU, commonly known as RoHS. The six regulated substances are lead, mercury, cadmium, chromium VI (hexavalent), polybrominated biphenyls (PBB) and polybrominated biphenyl ethers (PBDE). RoHS compliance implies that any residual concentration of these substances is below the RoHS Directive's maximum concentration values (MVC); being less than 1000 ppm by weight for all substances except for cadmium which is less than 100 ppm by weight.

Bonding Pad Location and Dimensions

	Xlower	Ylower	Xupper	Yupper			Volts DC	
Name	(um)	(um)	(um)	(um)	Description	Min	Тур	Мах
LO _{in}	17	520	97	600	Local oscillator input pad	-2	0	2
VSSB	17	25	147	265	–5 V input buffer amplifier supply	-5.5	-5	0
VCQ	187	25	387	155	Lead phase shifter bias voltage	-2		1.5
DQ	630	20	785	120	Q path detector bias	-1	0.8	1.5
VSSLOQ	827	20	1150	120	–5V Q path lo amplifier supply	-5.5	-5	0
V _{BL01}	1240	15	1425	110	Mixer bias voltage	-1.5	-0.6	0.5
Q	1517	15	1597	95	Q path non-inverted baseband input	-1.5		1.5
Q_{BAR}	1667	15	1747	95	Q path inverted baseband input	-1.5		1.5
VSS _{P1}	1813	15	2073	95	-5 V postamp supply voltage	-5.5	-5	0
RF _{OUT}	2222	520	2302	600	RF output signal	-9	0	9
VSS _{P2}	1813	1025	2073	1105	-5 V postamp supply voltage (duplicate)	-5.5	-5	0
	1667	1025	1747	1105	I path non-inverted baseband input	-1.5		1.5
I _{BAR}	1517	1025	1597	1105	I path inverted baseband input	-1.5		1.5
V _{BL02}	1240	1010	1425	1105	Mixer bias voltage (duplicate)	-1.5	-0.6	0.5
VSS	827	1000	1150	1100	–5V I path LO amplifier supply	-5.5	-5	0
DI	630	1000	785	1100	I path detector bias	-1	0.8	1.5
VCI	187	965	387	1095	Lag phase shifter bias voltage	-2		1.5




Figure 2. Bond pad identification

Supplemental Data



Input referred IP3 vs. frequency





Figure 3. Conversion efficiency

Figure 4. Input-referred IP3 vs. frequency

Figure 6. VCI and VCQ at quadrature





VCI and VCQ voltages at quadrature





Figure 5. Input-referred noise power ratio



Detector deflection vs. frequency







Figure 7. Offset voltages

Evolving

Our unique combination of hardware, software, support, and people can help you reach your next breakthrough. We are unlocking the future of technology.



From Hewlett-Packard to Agilent to Keysight



myKeysight

KEYSIGHT SERVICES Accelerate Technology Adoption Lower costs.

myKeysight www.keysight.com/find/mykeysight

A personalized view into the information most relevant to you.

Keysight Services

www.keysight.com/find/service

Keysight Services can help from acquisition to renewal across your instrument's lifecycle. Our comprehensive service offerings-one-stop calibration, repair, asset management, technology refresh, consulting, training and more-helps you improve product quality and lower costs.

Keysight Channel Partners

www.keysight.com/find/channelpartners

Get the best of both worlds: Keysight's measurement expertise and product breadth, combined with channel partner convenience.

This data sheet contains a variety of typical and guaranteed performance data. The information supplied should not be interpreted as a complete list of circuit specifications. Customers considering the use of this, or other Keysight Technologies GaAs ICs, for their design should obtain the current production specifications from Keysight. In this data sheet the term typical refers to the 50th percentile performance. For additional information contact Keysight at MMIC_Helpline@keysight.com.

The product described in this data sheet is RoHS Compliant. See RoHS Compliance section for more details.

www.keysight.com/find/mmic

For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

Americas

Canada	(877) 894 4414
Brazil	55 11 3351 7010
Mexico	001 800 254 2440
United States	(800) 829 4444

Asia Pacific

Australia 1 800 629 485 800 810 0189 China Hong Kong 800 938 693 1 800 11 2626 India Japan 0120 (421) 345 Korea 080 769 0800 Malaysia 1 800 888 848 Singapore 1 800 375 8100 Taiwan 0800 047 866 Other AP Countries (65) 6375 8100

Europe & Middle East

United Kingdom

0800 0260637

For other unlisted countries: www.keysight.com/find/contactus (BP-06-08-16)



www.keysight.com/go/quality Keysight Technologies, Inc. DEKRA Certified ISO 9001:2015 Quality Management System

This information is subject to change without notice. © Keysight Technologies, 2016 Published in USA, October 31, 2016 5992-1925EN www.keysight.com

