Wir denken, das dies die Seite ist, die Sie sehen wollten.. Stattdessen Suchergebnisse ansehen:

Können wir Ihnen behilflich sein?

M9484C VXG Radar-Szenen-Emulator AresONE-S 400GE Produkte finden Eine Lösung finden Technische Unterstützung An einem Training teilnehmen Unsere Teilnahme an Veranstaltungen finden Hochwertige Gebrauchtgeräte KeysightCare Online Kauf

No product matches found - System Exception

E4829B Parallel Cell/Traffic Generator and Analyzer System

Produkt Status

Obsolete

Technische Unterstützung

Kalibrierung und Reparatur

Service anfragen

Ersatzprodukt

No replacement found for this product.

Kontakt

Überblick und Leistungsmerkmale
Upgrades nach dem Kauf
Ressourcen

HIGHLIGHTS

Flexible cell structure and size from 16 to 128 word cell length
Exercise ATM switch fabric by stimulating and analyzing cells with routing tag added to the standard ATM cell structure
Flexible traffic shaping
Verify policing functions of ATM fabric
Stress physical devices for proper operation at corner cases
Real-time HEC, CRC-10, time stamping generation and analysis
Measures cell error ratio, cell transit delay, cell transit variation, cell loss, header translation
Connects to 8/16 bit custom or UTOPIA level 1 and 2 interfaces

The Keysight E4829B parallel cell/traffic generator and analyzer system is a comprehensive verification and debugging tool for today's cell based communication designs like ATM chips, ASICs, hubs, switches, and cross-connects. Connecting to parallel interfaces like the 8/16 bit wide UTOPIA level 1 and 2 or similar proprietary interfaces, the system meets the requirements for design verification of chips, ASICs and sub modules, as well as speeding up board/system debugging and root cause analysis.

The concept of building cells out of single real-time generated and memory-based data segments allows you to handle standard ATM cells as well as proprietary ones, e.g., ATM cells with additional routing tags. Four independent traffic generators support single, periodic, and random cell burst. Full deterministic cell traffic can be set up. The cell trigger capabilities allow the user to detect dedicated cells, cell patterns, CRC-10, and HEC errors at real time as an event. Single or multiple events can be combined to start cell acquisition, event count or real-time processing like time stamp analysis for statistical measurements.

For complete details, click on the Technical Data Sheet / Product Overview link.

Flexible cell structure and size from 16 to 128 word cell length
Exercise ATM switch fabric by stimulating and analyzing cells with routing tag added to the standard ATM cell structure
Flexible traffic shaping
Verify policing functions of ATM fabric
Stress physical devices for proper operation at corner cases
Real-time HEC, CRC-10, time stamping generation and analysis
Measures cell error ratio, cell transit delay, cell transit variation, cell loss, header translation
Connects to 8/16 bit custom or UTOPIA level 1 and 2 interfaces

Sortieren nach :

Datum

Datum Titel

Filter Results

No information found for this product

Zurücksetzen

Nach Inhaltsart

Willkommen

Können wir Ihnen behilflich sein?

E4829B Parallel Cell/Traffic Generator and Analyzer System

HIGHLIGHTS