
## D9020DDRC DDR2(+LP) Compliance Test Application



#### **Notices**

© Keysight Technologies 2022

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Keysight Technologies as governed by United States and international copyright laws.

Manual Part Number

Software Version

1.40.2.0

Edition

December 2022

Available in electronic format only

Keysight Technologies. 1900 Garden of the Gods Road Colorado Springs, CO 80907 USA

#### Warranty

THE MATERIAL CONTAINED IN THIS DOCUMENT IS PROVIDED "AS IS," AND IS SUBJECT TO BEING CHANGED, WITHOUT NOTICE. IN FUTURE EDITIONS. FURTHER. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW. KEYSIGHT DISCLAIMS ALL WARRANTIES, EITHER EXPRESS OR IMPLIED WITH REGARD TO THIS MANUAL AND ANY INFORMATION CONTAINED HEREIN. INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, KEYSIGHT SHALL NOT BE LIABLE FOR ERRORS OR FOR INCIDENTAL OR CONSEQUENTIAL DAMAGES IN CONNECTION WITH THE FURNISHING, USE, OR PERFORMANCE OF THIS DOCUMENT OR ANY INFORMATION CONTAINED HEREIN, SHOULD KEYSIGHT AND THE USER HAVE A SEPARATE WRITTEN AGREEMENT WITH WARRANTY TERMS COVERING THE MATERIAL IN THIS DOCUMENT THAT CONFLICT WITH THESE TERMS, THE WARRANTY TERMS IN THE SEPARATE AGREEMENT WILL CONTROL.

#### **Technology Licenses**

The hardware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

#### Restricted Rights Legend

If software is for use in the performance of a U.S. Government prime contract or subcontract, Software is delivered and licensed as "Commercial computer software" as defined in DFAR 252.227-7014 (June 1995), or as a "commercial item" as defined in FAR 2.101(a) or as "Restricted computer software" as defined in FAR 52.227-19 (June 1987) or any equivalent agency regulation or contract clause. Use, duplication or disclosure of Software is subject to Keysight Technologies' standard commercial license terms, and non-DOD Departments and Agencies of the U.S. Government will receive no greater than Restricted Rights as defined in FAR 52.227-19(c)(1-2) (June 1987). U.S. Government users will receive no greater than Limited Rights as defined in FAR

52.227-14 (June 1987) or DFAR 252.227-7015 (b)(2) (November 1995), as applicable in any technical data.

Safety Notices

#### CAUTION

A CAUTION notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a CAUTION notice until the indicated conditions are fully understood and met.

#### WARNING

A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a WARNING notice until the indicated conditions are fully understood and met.

## DDR2 —Quick Reference **Table 1** DDR2 Cycles and Signals

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal

TEST	Cycle			Base	d on	Test De	efinitio	n	Required Connection Type to Perform Test on Scope				Opt.		
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tJIT(per)	√	$\sqrt{}$									$\sqrt{1,2}$				
tJIT(cc)	√	V			V						$\sqrt{1,2}$				
tERR(nper)	√	V			<b>V</b>						$\sqrt{1,2}$				
tCH(avg)	√	V			V						$\sqrt{1,2}$				
tCL(avg)	√	<b>V</b>			V						√1,2				
tJIT(duty)	√	$\sqrt{}$									$\sqrt{1,2}$				
tCK(avg)	√	<b>V</b>									$\sqrt{1,2}$				
VIH(ac)		<b>V</b>	$\sqrt{}$	<b>V</b>	$\sqrt{}$	$\sqrt{}$		V	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
VIH(dc)		<b>V</b>	1	<b>V</b>		<b>√</b>		V	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
VIL(ac)		$\sqrt{}$	1	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
VIL(dc)		<b>V</b>	1	<b>V</b>		<b>√</b>		V	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
SlewR		<b>V</b>	$\sqrt{}$	<b>V</b>		$\sqrt{}$		V	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
SlewF		<b>V</b>	1	<b>√</b>	<b>V</b>	<b>√</b>		V	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
AC Overshoot	1	V	<b>V</b>	√	<b>V</b>	V	√	V	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
AC Undershoot	√	V	V	√	<b>V</b>	V	$\sqrt{}$	V	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
VID(ac)		V		V	V				$\sqrt{3}$	$\sqrt{3}$	$\sqrt{3}$				
VIX(ac)		V		V	<b>V</b>				$\sqrt{3}$	$\sqrt{3}$	$\sqrt{3}$				
VOX(ac)	√			<b>V</b>					$\sqrt{3}$	$\sqrt{3}$					
tAC	√		1		<b>√</b>				$\sqrt{1}$	√1,2	√1,2				<b>V</b>
tDQSCK	√			<b>V</b>	$\sqrt{}$				$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				<b>V</b>
tHZ(DQ)	√		1		<b>√</b>				$\sqrt{1}$	√1,2	√1,2				<b>V</b>
tLZ(DQS)	√			<b>V</b>					$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				<b>V</b>
tLZ(DQ)	√		$\sqrt{}$						$\sqrt{1}$	√1,2	√1,2				<b>√</b>

Table 1DDR2 Cycles and Signals

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal

TEST	Су	cle	Based on Test Definition					Required to Perform on Scope					ope	Opt.	
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tDQSQ	V		$\sqrt{}$						$\sqrt{1}$	$\sqrt{1,2}$					V
tQH	√		1						$\sqrt{1}$	$\sqrt{1,2}$					<b>V</b>
tDQSS		$\sqrt{}$		$\sqrt{}$	$\sqrt{}$				$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				<b>V</b>
tDQSH		$\sqrt{}$		<b>V</b>					$\sqrt{1}$	$\sqrt{1,2}$					<b>V</b>
tDQSL		$\sqrt{}$		$\sqrt{}$					$\sqrt{1}$	$\sqrt{1,2}$					√
tDSS		$\sqrt{}$		V					$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				<b>V</b>
tDSH		$\sqrt{}$		$\sqrt{}$	$\sqrt{}$				$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				<b>V</b>
tWPST		$\sqrt{}$		V					$\sqrt{1}$	$\sqrt{1,2}$					<b>V</b>
tWPRE		$\sqrt{}$		$\sqrt{}$					$\sqrt{1}$	$\sqrt{1,2}$					$\sqrt{}$
tRPRE	√			V					$\sqrt{1}$	$\sqrt{1,2}$					<b>V</b>
tRPST	$\sqrt{}$			$\sqrt{}$					$\sqrt{1}$	$\sqrt{1,2}$					$\sqrt{}$
tDS(base)		$\sqrt{}$	$\sqrt{}$					$\sqrt{}$	$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	<b>V</b>
tDH(base)		$\sqrt{}$						$\sqrt{}$	$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	<b>V</b>
tDS1(base)		$\sqrt{}$						$\sqrt{}$	$\sqrt{1}$	$\sqrt{1}$				$\sqrt{1}$	<b>V</b>
tDH1(base)		$\sqrt{}$	$\sqrt{}$					$\sqrt{}$	$\sqrt{1}$	$\sqrt{1}$				$\sqrt{1}$	<b>V</b>
tIS(base)		$\sqrt{}$			$\sqrt{}$	V	$\sqrt{}$				$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$		<b>V</b>
tIH(base)		$\sqrt{}$			$\sqrt{}$		$\sqrt{}$				$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$		$\sqrt{}$
Eye Diagram - Read	√		V	V					$\sqrt{1}$	√1,2					
Eye Diagram - Write		V	V	√					$\sqrt{1}$	√1,2					

#### DDR2(+LP) Compliance Test Application — At A Glance

The Keysight D9020DDRC DDR2(+LP) Compliance Test Application is a DDR2 (Double Data Rate 2) test solution that covers electrical, clock and timing parameters of the JEDEC (Joint Electronic Device Engineering Council) specifications. The software helps you in testing all the un-buffered DDR2 DUTs (devices under test) compliance, with the Keysight 9000, 90000 series, and UXR series Infiniium digital storage oscilloscope.

There are 2 main categories of test modes:

- Compliance Tests These tests are based on the DDR2 JEDEC compliance specifications and are compared to corresponding compliance test limits.
- Custom Mode Tests These tests are not based on any compliance specification. The primary use
  of these tests is to perform non-JEDEC specific speed signal testing.

The DDR2(+LP) Compliance Test Application:

- · Lets you select individual or multiple tests to run.
- · Lets you identify the device being tested and its configuration.
- · Shows you how to make oscilloscope connections to the device under test.
- · Automatically checks for proper oscilloscope configuration.
- · Automatically sets up the oscilloscope for each test.
- · Allows you to determine the number of trials for each test, with the new multi trial run capability.
- Allows you to customize the test limits in the application which determines the pass or/and fail of each test.
- Provides detailed information of each test that has been run. The result of maximum twenty five worst trials can be displayed at any one time.
- · Creates a printable HTML report of the tests that have been run.

The minimum number of probes required for the tests are:

- · Clock tests 1 probe.
- Electrical tests 3 probes.
- Clock Timing tests 3 probes.
- · Custom Mode tests 3 probes.

#### NOTE

The tests performed by the DDR2(+LP) Compliance Test Application are intended to provide a quick check of the physical layer performance of the DUT. These testing are not replacement for an exhaustive test validation plan.

DDR2 SDRAM electrical, clock and timing test standards and specifications are described in the *JESD79-2E* and *JESD208* document. For more information, please refer to JEDEC web site at www.jedec.org.

#### Required Equipment and Software

In order to run the DDR2 automated tests, you need the following equipment and software:

- The minimum version of Infiniium oscilloscope software (see the D9020DDRC DDR2(+LP) test application release notes)
- · Use one of the following oscilloscope models:
  - Keysight DSO9000A-Series, DSO90000A-Series, and DSOX90000A/Q/Z/V-Series
     Oscilloscopes with a minimum bandwidth of 8.0 GHz (recommended) for accurate
     measurements. For faster speed grade devices, a minimum bandwidth of 13 GHz
     bandwidth is recommended.
  - Keysight UXR Oscilloscopes
  - Keysight MXR Oscilloscopes
- D9020DDRC DDR2(+LP) Compliance Test Application, version 1.40 or higher
- RAM reliability test software
- 1169A, 1168A, 1134A, 1132A, or 1131A InfiniiMax probe amplifiers
- N5381A or E2677A differential solder-in probe head, N5382A or E2675A differential browser probe head, N5425A ZIF probe head with N5426A or N5451A ZIF tip accessories, E2678A differential socketed probe head
- Any computer motherboard system that supports DDR2 memory
- Keyboard, qty = 1, (provided with the Keysight Infiniium oscilloscope)
- Mouse, qty = 1, (provided with the Keysight Infiniium oscilloscope)

#### NOTE

Keysight D9020DDRC DDR2(+LP) Compliance Test Application supports MXR Oscilloscope.

Below are the required licenses:

- D9020DDRC DDR2(+LP) Compliance Test Application license
- · N5414A InfiniiScan software license
- · E2688A Serial Data Analysis and Clock Recovery software license
- · N5404A Deep memory option (optional)

#### In This Book

This manual describes the tests that are performed by the DDR2(+LP) Compliance Test Application in more detail; it contains information from (and refers to) the *JESD79-2E* and *JESD208*, and it describes how the tests are performed.

- Chapter 1, "Installing the DDR2(+LP) Compliance Test Application" shows how to install and license the automated test application software (if it was purchased separately).
- Chapter 2, "Preparing to Take Measurements" shows how to start the DDR2(+LP) Compliance Test Application and gives a brief overview of how it is used.
- Chapter 3, "Measurement Clock Tests" describes the measurement clock tests including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half period jitter and average clock period tests.
- Chapter 4, "Single-Ended Signals AC Input Parameters Tests" shows how to run the single-ended signals AC input parameters tests. This chapter includes input signal maximum peak to peak swing tests, input signal minimum slew rate (rising) tests, input signal minimum slew rate (falling) tests, input logic HIGH tests and input logic LOW tests.
- Chapter 5, "Single-Ended Signals VIH/VIL (Address, Control) Tests" describes the AC/DC input logic high/low tests (address, control).
- Chapter 6, "Single-Ended Signals VIH/VIL (Data, Mask) Tests" describes the AC/DC input logic high/low tests (data, mask).
- Chapter 7, "Single-Ended Signals AC Parameters Tests for Strobe Signals" describes the V<sub>SEH(AC)</sub> and V<sub>SEL(AC)</sub> tests for strobe signals.
- Chapter 8, "Single-Ended Signals AC Parameters Tests for Clock" describes the  $V_{SEH(AC)}$  and  $V_{SEL(AC)}$  tests for clocks.
- Chapter 9, "Single-Ended Signals Overshoot/Undershoot Tests" describes the AC overshoot and undershoot tests probing and method of implementation.
- Chapter 10, "Differential Signals AC Input Parameters Tests" describes the V<sub>ID</sub> AC differential input voltage tests and V<sub>IX</sub> AC differential cross point voltage tests. The V<sub>IHdiff</sub> and V<sub>ILdiff</sub> tests for both AC and DC are also described.
- Chapter 11, "Differential Signal AC Output Parameters Tests" contains information on the V<sub>OX</sub> AC differential cross point voltage tests. It also describes the SRQdiffR (40 and 60 ohm), SQRdiffF (40 and 60 ohm), V<sub>OHdiff(AC)</sub>, and V<sub>OLdiff(AC)</sub> tests.
- Chapter 12, "Differential Signal Clock Cross Point Voltage Tests" describes the V<sub>IXCA</sub> Clock Cross Point Voltage test.
- Chapter 13, "Differential Signals Strobe Cross Point Voltage Tests" describes the V<sub>IXDQ</sub> Strobe Cross Point Voltage test.
- Chapter 14, "Clock Timing (CT) Tests" describes the clock timing operating conditions of DDR2/LPDDR2 SDRAM as defined in the specification.
- Chapter 15, "Data Strobe Timing (DST) Tests" describes various data strobe timing tests
  including tHZ(DQ), tLZ(DQS), tLZ(DQ), tDQSQ, tQH, tDQSS, tDQSH, tDQSL, tDSS, tDSH, tWPST,
  tWPRE, tRPRE, tRPST, tHZ(DQ) Low Power, tHZ(DQS) Low Power, tLZ(DQS) Low Power, tQSH, tQSL, tDQSS, and tDVAC (Strobe) tests.
- Chapter 16, "Data Timing Tests" describes the measurement clock tests including clock period
  jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half
  period jitter and average clock period tests.
- Chapter 17, "Command and Address Timing (CAT) Tests" describes the measurement clock tests
  including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW
  pulse width, half period jitter and average clock period tests.
- Chapter 18, "Custom Mode Read-Write Eye-Diagram Tests" describes the user defined realtime eye- diagram test for read cycle and write cycle.
- Chapter 19, "Calibrating the Infiniium Oscilloscope and Probe" describes how to calibrate the
  oscilloscope in preparation for running the DDR2(+LP) automated tests.

 Chapter 20, "InfiniiMax Probing" describes the probe amplifier and probe head recommendations for DDR2(+LP) testing.

#### See Also

The DDR2(+LP) Compliance Test Application Online Help, which describes:

- D9020DDRC DDR2(+LP) Automated Testing—At a Glance
- Starting the D9020DDRC DDR2(+LP) Test Application
- · Creating or Opening a Test Project
- · Setting Up the Test Environment
  - Set Mask File
  - Derate Table File
  - Threshold Settings
  - DDR Debug Tool
- · Selecting Tests
- · Configuring Tests.
  - Critical Configuration
- · Verifying Physical Connections
- · Running tests.
  - Options to Start Test Runs
  - Settings to Optimize Test Runs
- Configuring Automation in the Test Application
  - Using Script for Automation
  - Using Files for Automation
  - Running Automation Script or Files
- · Viewing Results
- Viewing HTML Test Report
- · Exiting the Test Application
- · Additional Settings in the Test Application
  - Customizing the Test Application
  - · File Menu Option
  - · View Menu Option
  - Tools Menu Option
  - Help Menu Option
  - · Controlling the Application via a Remote PC
  - Using a Second Monitor

#### Contact Keysight

For more information on DDR2(+LP) Compliance Test Application or other Keysight Technologies' products, applications and services, please contact your local Keysight office. The complete list is available at:

Korea:

www.keysight.com/find/contactus

#### Phone or Fax

United States: (tel) 800 829 4444

(tel) 800 829 4444 (tel) (080) 769 0800 (fax) 800 829 4433 (fax) (080) 769 0900

Canada: Latin America:

(tel) 877 894 4414 (tel) (305) 269 7500

(fax) 800 746 4866 Taiwan:

China: (tel) 0800 047 866

(tel) 800 810 0189 (fax) 0800 286 331

 (fax) 800 820 2816
 Other Asia Pacific Countries:

 Europe:
 (tel) (65) 6375 8100

(tel) 31 20 547 2111 (fax) (65) 6755 0042

Japan: E-mail: tm\_ap@keysight.com

(tel) (81) 426 56 7832 (fax) (81) 426 56 7840

#### Contents

Measurements

DDR2 –Quick Reference

DDR2(+LP) Compliance Test Application — At A Glance

```
Required Equipment and Software 6
              In This Book
              See Also 8
              Contact Keysight
              Phone or Fax 9
1 Installing the DDR2(+LP) Compliance Test Application
              Installing the Software
                                        36
              Installing the License Key
                 Using Keysight License Manager 5
                                                  37
                 Using Keysight License Manager 6
                                                  38
2 Preparing to Take
              Calibrating the Oscilloscope
                                             26
              Starting the DDR2(+LP) Compliance Test Application
                                                                     27
                  Online Help Topics
                                   29
3 Measurement Clock Tests
              Probing for Measurement Clock Tests
                                                      32
                  Test Procedure
                                 32
              Clock Period Jitter - tJIT(per) - Test Method of Implementation
                                                                              34
                                    34
                  Signals of Interest
                  Test Definition Notes from the Specification
                  Test References
                                  34
                     34
                     34
                  Pass Condition
                                 35
                 Measurement Algorithm
                                         35
```

Cycle to Cycle Period Jitter - tJIT(cc) - Test	Method of Implementation 36
Signals of Interest 36  Test Definition Notes from the Specification 36	36
Test References 37 Pass Condition 37	
Measurement Algorithm 37	
Cumulative Error - tERR(n per) - Test Metho	d of Implementation 38
Signals of Interest 38 Test Definition Notes from the Specification Test References 39 Pass Condition 39 Measurement Algorithm 40	38
-	RR (13-50 per) (Low Power) - Test Method of
Implementation 41	
Signals of Interest 41  Test Definition Notes from the Specification Test References 41  Pass Condition 41  Measurement Algorithm 41	41
	t Method of Implementation 43
Average HIGH Pulse Width - tCH(avg) - Test Signals of Interest 43	t wethou of implementation 45
Test Definition Notes from the Specification Test References 43 Pass Condition 43	43
Measurement Algorithm 44	
Absolute HIGH Pulse Width - tCH(abs) - Tes	st Method of Implementation 45
Signals of Interest 45	
Test Definition Notes from the Specification Test References 45 Pass Condition 45	45
Measurement Algorithm 45	
Average Low Pulse Width - tCL(avg) - Test I	Method of Implementation 46
Signals of Interest 46 Test Definition Notes from the Specification Test References 46 Pass Condition 46 Measurement Algorithm 47	46
modourement regulation T/	

Ab		- tCL(abs) - Test	Method of Implementation 4	8
	Signals of Interest 48 Test Definition Notes from Test References 48 Pass Condition 48 Measurement Algorithm	the Specification 48	48	
Ha	lf Period Jitter - tJIT(du	ty) - Test Method	of Implementation 49	
	Signals of Interest 49 Test Definition Notes from Test References 49 49 Pass Condition 50	the Specification	49	
	Measurement Algorithm	50		
Av	erage Clock Period - tCl	K(avg) - Test Meth	od of Implementation 51	
	Signals of Interest 51 Test Definition Notes from Test References 51 51 Pass Condition 52		51	
	Measurement Algorithm	52		
Ab	solute Clock Period - tC	CK(abs) - Test Met	hod of Implementation 53	
	Signals of Interest 53 Test Definition Notes from Test References 53 Pass Condition 53 Measurement Algorithm	the Specification 53	53	
4 Single-Ended Input Parameters Tests	Signals AC			
Pro	<b>obing for Single-Ended</b> Test Procedure 56	Signals AC Input F	Parameters Tests 56	
VII	H(AC) Test for DQ, DM -	Test Method of Im	plementation 58	
	Signals of Interest 58 Test Definition Notes from Test References 58 PASS Condition 59 Measurement Algorithm	the Specification 59	58	

VIH(AC) Test for DQS - Test Method of Implen	nentation 60
Signals of Interest 60 Test Definition Notes from the Specification 6 Test References 60 PASS Condition 61 Measurement Algorithm 61	60
VIH(AC) Test for Address, Control - Test Metho	od of Implementation 62
Signals of Interest 62 Test Definition Notes from the Specification 6 Test References 62 PASS Condition 63 Measurement Algorithm 63	62
VIH(DC) Test for DQ, DM - Test Method of Imp	olementation 64
Signals of Interest 64 Test Definition Notes from the Specification 6 Test References 64 PASS Condition 65 Measurement Algorithm 65	64
VIH(DC) Test for DQS - Test Method of Implen	mentation 66
Signals of Interest 66	66
VIH(DC) Test for Address, Control - Test Meth	od of Implementation 68
Signals of Interest 68  Test Definition Notes from the Specification 69  PASS Condition 69  Measurement Algorithm 69	68
VIL(AC) Test for DQ, DM - Test Method of Imp	lementation 70
Signals of Interest 70 Test Definition Notes from the Specification 70 Test References 71 PASS Condition 71 Measurement Algorithm 71	70

VIL(AC) Test for DQS - Test Method of Imple	ementation 72
Signals of Interest 72 Test Definition Notes from the Specification 72 72	72
Test References 73 PASS Condition 73 Measurement Algorithm 73	
VIL(AC) Test for Address, Control - Test Met	hod of Implementation 74
Signals of Interest 74  Test Definition Notes from the Specification  74	74
Test References 75 PASS Condition 75 Measurement Algorithm 75	
VIL(DC) Test for DQ, DM - Test Method of In	nplementation 76
Signals of Interest 76 Test Definition Notes from the Specification Test References 76 PASS Condition 77 Measurement Algorithm 77	76
VIL(DC) Test for DQS - Test Method of Imple	ementation 78
Signals of Interest 78  Test Definition Notes from the Specification Test References 78  PASS Condition 79  Measurement Algorithm 79	78
VIL(DC) Test for Address, Control - Test Met	thod of Implementation 80
Signals of Interest 80 Test Definition Notes from the Specification Test References 80 PASS Condition 81	80
Measurement Algorithm 81	
SlewR Test for DQ, DM, DQS - Test Method Signals of Interest 82	of Implementation 82
Test Definition Notes from the Specification Test References 83 PASS Condition 83 Measurement Algorithm 83	82

SlewR Test for Address, Control, Clock - Tes	st Method of Implementation	84
Signals of Interest 84  Test Definition Notes from the Specification Test References 85  PASS Condition 85  Measurement Algorithm 85	84	
SlewF Test for DQ, DM, DQS - Test Method	of Implementation 86	
Signals of Interest 86  Test Definition Notes from the Specification Test References 87  PASS Condition 87  Measurement Algorithm 87	86	
SlewF Test for Address, Control, Clock - Tes	t Method of Implementation	88
Signals of Interest 88  Test Definition Notes from the Specification Test References 89  PASS Condition 89  Measurement Algorithm 89	88	
SRQseR (40ohm) - Test Method of Impleme	entation 90	
Signals of Interest 90 Test Definition Notes from the Specification Test References 90 PASS Condition 90 Measurement Algorithm 91	90	
SRQseF (40ohm) - Test Method of Impleme	ntation 92	
Signals of Interest 92 Test Definition Notes from the Specification Test References 92 PASS Condition 92 Measurement Algorithm 92	92	
SRQseR (60ohm) - Test Method of Impleme	entation 93	
Signals of Interest 93 Test Definition Notes from the Specification Test References 93 PASS Condition 93 Measurement Algorithm 93	93	

SRQseF (60ohm) - Test Method of Implem	entation 94
Signals of Interest 94 Test Definition Notes from the Specification Test References 94 PASS Condition 94 Measurement Algorithm 94	94
VOH(AC) - Test Method of Implementation	n 95
Signals of Interest 95  Test Definition Notes from the Specification Test References 95  PASS Condition 95  Measurement Algorithm 95	95
VOH(DC) - Test Method of Implementation	<b>1</b> 96
Signals of Interest 96 Test Definition Notes from the Specification Test References 96 PASS Condition 96 Measurement Algorithm 96	96
VOL(AC) - Test Method of Implementation	97
Signals of Interest 97 Test Definition Notes from the Specification Test References 97 PASS Condition 97 Measurement Algorithm 97	97
VOL(DC) - Test Method of Implementation	98
Signals of Interest 98  Test Definition Notes from the Specification Test References 98  PASS Condition 98  Measurement Algorithm 98	98
5 Single-Ended Signals VIH/VIL (Address, Control) Tests	
Probing for Single-Ended Signals VIH/VIL  Test Procedure 100	(Address, Control) Tests 100
VIHCA(AC) - Test Method of Implementati	<b>on</b> 102
Signals of Interest 102 Test Definition Notes from the Specification Test References 102 PASS Condition 102 Measurement Algorithm 103	102

Signals of Interest 104 Test Definition Notes from the Specification Test References 104 PASS Condition 104 Measurement Algorithm 104	104
VILCA(AC) - Test Method of Implementation	105
Signals of Interest 105 Test Definition Notes from the Specification Test References 105 PASS Condition 105 Measurement Algorithm 105	105
VILCA(DC) - Test Method of Implementation	<b>1</b> 06
Signals of Interest 106 Test Definition Notes from the Specification Test References 106 PASS Condition 106 Measurement Algorithm 106	106
6 Single-Ended Signals VIH/VIL (Data, Mask) Tests	
Probing for Single-Ended Signals VIH/VIL (I	Data, Mask) Tests 108
VIHDQ(AC) - Test Method of Implementation	<b>n</b> 110
Signals of Interest 110  Test Definition Notes from the Specification Test References 110  PASS Condition 110  Measurement Algorithm 111	110
VIHDQ(DC) - Test Method of Implementatio	<b>n</b> 112
Signals of Interest 112 Test Definition Notes from the Specification Test References 112 PASS Condition 112 Measurement Algorithm 113	112
VILDQ(AC) - Test Method of Implementation	<b>1</b> 14
Signals of Interest 114 Test Definition Notes from the Specification Test References 114 PASS Condition 114 Measurement Algorithm 115	114

VIHCA(DC) - Test Method of Implementation

104

VILDQ(DC) - Test Method of Implementation 116	
Signals of Interest 116  Test Definition Notes from the Specification 116  Test References 116  PASS Condition 116  Measurement Algorithm 117	
7 Single-Ended Signals AC Parameters Tests for Strobe Signals	
Probing for Single-Ended Signals AC parameter tests for Strobe Signals 12  Test Procedure 120	20
VSEH(AC) (strobe) - Test Method of Implementation 122	
Signals of Interest 122 Test Definition Notes from the Specification 122 Test References 122 PASS Condition 122 Measurement Algorithm 123	
VSEL(AC) (strobe) - Test Method of Implementation 124	
Signals of Interest 124 Test Definition Notes from the Specification 124 Test References 124 PASS Condition 124 Measurement Algorithm 124	
8 Single-Ended Signals AC Parameters Tests for Clock	
Probing for Single-Ended Signals AC parameter tests for Clock  Test Procedure 126	
VSEH(AC) (clock) - Test Method of Implementation 128	
Signals of Interest 128 Test Definition Notes from the Specification 128 Test References 128 PASS Condition 128 Measurement Algorithm 129	
VSEL(AC) (clock) - Test Method of Implementation 130	
Signals of Interest 130 Test Definition Notes from the Specification 130 Test References 130 PASS Condition 130 Measurement Algorithm 130	

	131
Signals of Interest 131  Test Definition Notes from the Specification 131  Test References 131  PASS Condition 131  Measurement Algorithm 131	
VILCKE Test - Input Logic Low (Clock Enable) - Test Method of Implementation 1	32
Signals of Interest 132 Test Definition Notes from the Specification 132 Test References 132 PASS Condition 132 Measurement Algorithm 132	
9 Single-Ended Signals Overshoot/Undershoot Tests	
Probing for Overshoot/Undershoot Tests 134	
Test Procedure 134	
AC Overshoot Test Method of Implementation 136	
Signals of Interest 136  Test Definition Notes from the Specification 136  137	
Test References 138  PASS Condition 138  Measurement Algorithm 138	
AC Undershoot Test Method of Implementation 139	
Signals of Interest 139	
Test Definition Notes from the Specification 139	
Test References 141	
PASS Condition 141	
Measurement Algorithm 141	
10 Differential Signals AC Input Parameters Tests	
Probing for Differential Signals AC Input Parameters Tests 144	
Test Procedure 144	
VID(AC), AC Differential Input Voltage Test for DQS - Test Method of Implementation	<b>on</b> 146
Signals of Interest 146 Test Definition Notes from the Specification 146 Test References 147 PASS Condition 147 Measurement Algorithm 147	

VID(AC), AC Differential Inp Implementation 148	out Voltage Test fo	or Clock - Test Mo	ethod of
Signals of Interest 148 Test Definition Notes from Test References 149 PASS Condition 149 Measurement Algorithm	the Specification	148	
VIX(AC), AC Differential Inp Implementation 150	out Cross Point Vo	ltage Test for DQ	S -Test Method of
Signals of Interest 150 Test Definition Notes from Test References 151 PASS Condition 151	the Specification	150	
VIX(AC), AC Differential Inp Implementation 152	out Cross Point Vo	ltage Test for Clo	ock -Test Method of
Signals of Interest 152 Test Definition Notes from Test References 153 PASS Condition 153 Measurement Algorithm		152	
VIHdiff(AC) Test for DQS -	Test Method of Im	plementation	154
Signals of Interest 154 Test Definition Notes from Test References 154 PASS Condition 154 Measurement Algorithm	·	154	
VIHdiff(AC) Test for Clock -	Test Method of I	mplementation	156
Signals of Interest 156 Test Definition Notes from Test References 156 PASS Condition 156 Measurement Algorithm	the Specification	156	
VIHdiff(DC) Test for DQS -	Test Method of Im	plementation	158
Signals of Interest 158 Test Definition Notes from Test References 158 PASS Condition 158 Measurement Algorithm	the Specification	158	

	VIHdiff(DC) Test for Clock - Test Method of I	mplementation	60	
	Signals of Interest 160 Test Definition Notes from the Specification Test References 160 PASS Condition 160 Measurement Algorithm 161	160		
	VILdiff(AC) Test for DQS - Test Method of Im	plementation 16	2	
	Signals of Interest 162 Test Definition Notes from the Specification Test References 162 PASS Condition 162 Measurement Algorithm 163	162		
	VILdiff(AC) Test for Clock - Test Method of In	mplementation 1	64	
	Signals of Interest 164 Test Definition Notes from the Specification Test References 164 PASS Condition 164 Measurement Algorithm 165	164		
	VILdiff(DC) Test for DQS - Test Method of Im	plementation 16	6	
	Signals of Interest 166 Test Definition Notes from the Specification Test References 166 PASS Condition 166 Measurement Algorithm 167	166		
	VILdiff(DC) Test for Clock - Test Method of In	mplementation 1	68	
	Signals of Interest 168 Test Definition Notes from the Specification Test References 168 PASS Condition 168 Measurement Algorithm 169	168		
11 Differentia	al Signal AC Output Parameters Tests			
	Probing for Differential Signals AC Output P Test Procedure 172	arameters Tests	172	
	VOX , AC Differential Output Cross Point Vol Signals of Interest 174 Test Definition Notes from the Specification 174 Test References 175 PASS Condition 175 Measurement Algorithm 175	tage - Test Method 174	of Implementation 17	4

SRUdiffR (400nm) - Test Method of Implementation	1/6
Signals of Interest 176 Test Definition Notes from the Specification 176 Test References 176 PASS Condition 176 Measurement Algorithm 177	
SRQdiffF (40ohm) - Test Method of Implementation	178
Signals of Interest 178  Test Definition Notes from the Specification 178  Test References 178  PASS Condition 178  Measurement Algorithm 178	
SRQdiffR (60ohm) - Test Method of Implementation	179
Signals of Interest 179	175
Test Definition Notes from the Specification 179 Test References 179 PASS Condition 179 Measurement Algorithm 179	
SRQdiffF (60ohm) - Test Method of Implementation	180
Signals of Interest 180  Test Definition Notes from the Specification 180  Test References 180  PASS Condition 180  Measurement Algorithm 180	
VOHdiff(AC) - Test Method of Implementation 181	
Signals of Interest 181 Test Definition Notes from the Specification 181 Test References 181 PASS Condition 181 Measurement Algorithm 181	
VOLdiff(AC) - Test Method of Implementation 182	
Signals of Interest 182 Test Definition Notes from the Specification 182 Test References 182 PASS Condition 182 Measurement Algorithm 182	
12 Differential Signal Clock Cross Point Voltage Tests	

**Probing for Differential Signals Clock Cross Point Voltage Tests** 

Test Procedure 184

184

	VIXCA, Clock Cross Point Voltage - Test Method of Implementation 186  Signals of Interest 186
	Test Definition Notes from the Specification 186  Test References 186  PASS Condition 186  Measurement Algorithm 186
13	Differential Signals Strobe Cross Point Voltage Tests
	Probing for Differential Signals Strobe Cross Point Voltage Tests 188  Test Procedure 188
	VIXDQ, Strobe Cross Point Voltage - Test Method of Implementation 190
	Signals of Interest 190 Test Definition Notes from the Specification 190 Test References 190 PASS Condition 190 Measurement Algorithm 190
14	Clock Timing (CT) Tests
	Probing for Clock Timing Tests 192  Test Procedure 192
	tAC, DQ Output Access Time from CK/CK# - Test Method of Implementation  Signals of Interest 194  Test Definition Notes from the Specification 194  Test References 194  PASS Condition 195  Measurement Algorithm 195
	tDQSCK, DQS Output Access Time from CK/CK #- Test Method of Implementation 196
	Signals of Interest 196 Test Definition Notes from the Specification 196 Test References 196 PASS Condition 197 Measurement Algorithm 197
	tDQSCK (Low Power), DQS Output Access Time from CK_t,CK_c - Test Method of
	Implementation 198 Signals of Interest 198 Test Definition Notes from the Specification 198 Test References 198 PASS Condition 198 Measurement Algorithm 199

	tDVAC (Clock), Time Above VIHdiff(AC)/Below VILdiff(AC) - Test Method of Implementation 200  Signals of Interest 200  Test Definition Notes from the Specification 200  Test References 200  PASS Condition 200  Measurement Algorithm 201
	tQHS, Data Hold Skew Factor- Test Method of Implementation 202
	Signals of Interest 202 Test Definition Notes from the Specification 202 Test References 202 PASS Condition 202 Measurement Algorithm 203
	tDQSCKDS Test - DQSCK Delta Short Test- Test Method of Implementation 204
	Signals of Interest 204 Test Definition Notes from the Specification 204 Test References 204 PASS Condition 204 Measurement Algorithm 205
	tDQSCKDM Test - DQSCK Delta Medium Test- Test Method of Implementation 206
	Signals of Interest 206 Test Definition Notes from the Specification 206 Test References 206 PASS Condition 206 Measurement Algorithm 207
15 Data	Strobe Timing (DST) Tests
	Probing for Data Strobe Timing Tests 210
	Test Procedure 210
	tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test Method of Implementation 212  Signals of Interest 212
	Test Definition Notes from the Specification 212 Test References 212

PASS Condition 213

Measurement Algorithm 213

tLZ(DQS), DQS Low-Impedance Time from C	CK/CK# - Test Method of Implementation 214
Signals of Interest 214 Test Definition Notes from the Specification Test References 214 PASS Condition 215 Measurement Algorithm 215	214
tLZ(DQ), DQ Low-Impedance Time from CK/	CK# - Test Method of Implementation 216
Signals of Interest 216 Test Definition Notes from the Specification Test References 216 PASS Condition 217 Measurement Algorithm 217	216
tDQSQ, DQS-DQ Skew for DQS and Associa	ted DQ Signals - Test Method of
Implementation 218 Signals of Interest 218 Test Definition Notes from the Specification 218 Test References 219	218
PASS Condition 219  Measurement Algorithm 219	
tQH, DQ/DQS Output Hold Time From DQS -	Test Method of Implementation 220
Signals of Interest 220 Test Definition Notes from the Specification Test References 221 PASS Condition 221 Measurement Algorithm 221	220
tDQSS, DQS Latching Transition to Associat Implementation 222	ed Clock Edge - Test Method of
Signals of Interest 222 Test Definition Notes from the Specification Test References 222 PASS Condition 223 Measurement Algorithm 223	222
tDQSH, DQS Input HIGH Pulse Width - Test	Method of Implementation 224
Signals of Interest 224 Test Definition Notes from the Specification 224 Test References 225 PASS Condition 225	224
Measurement Algorithm 225	

tDQSL, DQS Input Low Pulse Width - Test N	Method of Implementation 226
Signals of Interest 226	
Test Definition Notes from the Specification 226	226
Test References 227	
PASS Condition 227	
Measurement Algorithm 227	
tDSS, DQS Falling Edge to CK Setup Time -	<b>Test Method of Implementation</b> 228
Signals of Interest 228	
Test Definition Notes from the Specification	228
Test References 229	
PASS Condition 229	
Measurement Algorithm 229	
tDSH, DQS Falling Edge Hold Time from CK	- Test Method of Implementation 230
Signals of Interest 230	
Test Definition Notes from the Specification	230
Test References 231 PASS Condition 231	
Measurement Algorithm 231	
Ü	
tWPST, Write Postamble - Test Method of I	mplementation 232
Signals of Interest 232	000
Test Definition Notes from the Specification 232	232
Test References 233	
PASS Condition 233	
Measurement Algorithm 233	
tWPRE, Write Preamble - Test Method of In	nplementation 234
Signals of Interest 234	
Test Definition Notes from the Specification 234	234
Test References 235	
PASS Condition 235	
Measurement Algorithm 235	
tRPRE, Read Preamble - Test Method of Imp	plementation 236
Signals of Interest 236	
Test Definition Notes from the Specification 236	236
Test References 237	
PASS Condition 237	
Measurement Algorithm 237	

tRPST, Read Postamble - Test Method of Im	plementation 238
Signals of Interest 238  Test Definition Notes from the Specification 238	238
Test References 239 PASS Condition 239 Measurement Algorithm 239	
tHZ(DQ) Test (Low Power), DQ Out HIGH Im	pedance Time From Clock - Test Method of
Implementation 240	
Signals of Interest 240  Test Definition Notes from the Specification Test References 240  PASS Condition 240	240
Measurement Algorithm 241	
	Impedance Time From Clock - Test Method of
Implementation 242 Signals of Interest 242	
Test Definition Notes from the Specification Test References 242 PASS Condition 242 Measurement Algorithm 243	242
tLZ(DQS) Test (Low Power), DQS Low Imped	ance Time From Clock - Test Method of
Implementation 244	and this from older lest method of
Signals of Interest 244 Test Definition Notes from the Specification Test References 244 PASS Condition 244 Measurement Algorithm 245	244
tLZ(DQ) Test (Low Power), DQ Low Impedan	ce Time From Clock - Test Method of
Implementation 246	
Signals of Interest 246  Test Definition Notes from the Specification Test References 246  PASS Condition 246  Measurement Algorithm 247	246
tQSH, DQS Output High Pulse Width - Test	Method of Implementation 248
Signals of Interest 248 Test Definition Notes from the Specification Test References 248	248
PASS Condition 248  Measurement Algorithm 248	

	tQSL, DQS Output Low Pulse Width - Test N	Method of Implementation 249	
	Signals of Interest 249 Test Definition Notes from the Specification Test References 249 PASS Condition 249 Measurement Algorithm 249	249	
	tDQSS Test (Low Power), DQS Latching Tran Implementation 250	nsition to Associated Clock Edge - Test Meth	od of
	Signals of Interest 250 Test Definition Notes from the Specification Test References 250 PASS Condition 250 Measurement Algorithm 251	250	
	tDVAC (Strobe), Time above VIHdiff(AC)/ be Implementation 252	low VILdiff(AC) - Test Method of	
	Signals of Interest 252 Test Definition Notes from the Specification Test References 252 PASS Condition 252 Measurement Algorithm 253	252	
16 Data Timi	ng Tests		
	Probing for Data Timing Tests 256  Test Procedure 257		
	tDS(base), Differential DQ and DM Input Se Signals of Interest 259	tup Time - Test Method of Implementation	259
	Test Definition Notes from the Specification Test References 260 PASS Condition 260 Measurement Algorithm 260	259	
	tDH(base), Differential DQ and DM Input Ho	ld Time - Test Method of Implementation	261
	Signals of Interest 261  Test Definition Notes from the Specification Test References 262  PASS Condition 262  Measurement Algorithm 262	261	

## tDS(derate), Differential DQ and DM Input Setup Time with Derating Support - Test Method of Implementation 263

Signals of Interest 263

Test Definition Notes from the Specification 263

Test References 268 PASS Condition 269

Measurement Algorithm 269

## tDH(derate), Differential DQ and DM Input Hold Time with Derating Support - Test Method of Implementation 270

Signals of Interest 270

Test Definition Notes from the Specification 270

Test References 275 PASS Condition 276

Measurement Algorithm 276

## tDS1(base), Single-Ended DQ and DM Input Setup Time - Test Method of Implementation 277

Signals of Interest 277

Test Definition Notes from the Specification 277

Test References 277
PASS Condition 277

Measurement Algorithm 278

## tDH1(base), Single-Ended DQ and DM Input Hold Time - Test Method of Implementation 279

Signals of Interest 279

Test Definition Notes from the Specification 279

Test References 279
PASS Condition 279
Measurement Algorithm 280

## tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating Support - Test Method of Implementation 281

Signals of Interest 281

Test Definition Notes from the Specification 281

283

Test References 282
PASS Condition 282
Measurement Algorithm

## tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating Support - Test Method of Implementation 284

Signals of Interest 284

Test Definition Notes from the Specification 284

Test References 285
PASS Condition 285
Measurement Algorithm 286

tVAC (Data), Time Above VIH(AC)/Below VIL Signals of Interest 287 Test Definition Notes from the Specification Test References 287 PASS Condition 287 Measurement Algorithm 288	(AC) - Test Method of Implementation 287 287
tDIPW, DQ and DM Input Pulse Width - Test Signals of Interest 289 Test Definition Notes from the Specification Test References 289 PASS Condition 289 Measurement Algorithm 289	Method of Implementation 289 289
tQHP, Data Half Period - Test Method of Imp Signals of Interest 290 Test Definition Notes from the Specification Test References 290 PASS Condition 290 Measurement Algorithm 290	lementation 290 290
tDS, DQ and DM Input Setup Time (Different Implementation 291  Signals of Interest 291  Test Definition Notes from the Specification Test References 291  PASS Condition 291  Measurement Algorithm 292	tial - VREF based) - Test Method of 291
tDH, DQ and DM Input Hold Time (Differenti Implementation 293 Signals of Interest 293 Test Definition Notes from the Specification Test References 293 PASS Condition 293 Measurement Algorithm 294	al - VREF based) - Test Method of 293

## 17 Command and Address Timing (CAT) Tests

#### Probing for Command Address Timing Tests 296

Test Procedure 296

tlS(base) - Address and Control Input Setup	Time - Test Method of Implementation 298
Signals of Interest 298	
Test Definition Notes from the Specification 298	298
Test References 299	
PASS Condition 299	
Measurement Algorithm 299	
tIH(base) - Address and Control Input Hold <sup>-</sup>	Fime - Test Method of Implementation 300
Signals of Interest 300  Test Definition Notes from the Specification 300	300
Test References 301	
PASS Condition 301	
Measurement Algorithm 301	
	Time with Derating Support - Test Method of
Implementation 302	
Signals of Interest 302 Test Definition Notes from the Specification Test References 307 PASS Condition 308	302
Measurement Algorithm 308	
O	Time with Develop Connect. Test Mathed of
Implementation 309	Time with Derating Support - Test Method of
Signals of Interest 309	
Test Definition Notes from the Specification	309
Test References 314	
PASS Condition 315	
Measurement Algorithm 315	
tVAC (CS, CA), Time Above VIH(AC)/Below \	VIL(AC) - Test Method of Implementation 316
Signals of Interest 316	
Test Definition Notes from the Specification	316
Test References 316	
PASS Condition 316	
Measurement Algorithm 317	
tIPW, Address and Control Input Pulse Widt	h - Test Method of Implementation 318
Signals of Interest 318	
Test Definition Notes from the Specification 318	318
Test References 319	
PASS Condition 319	
Measurement Algorithm 319	

	tISCKE, CKE Input Setup Time - Test Method of Implementation 320	
	Signals of Interest 320 Test Definition Notes from the Specification 320 Test References 320 PASS Condition 320 Measurement Algorithm 320	
	tIHCKE, CKE Input Hold Time - Test Method of Implementation 321	
	Signals of Interest 321 Test Definition Notes from the Specification 321 Test References 321 PASS Condition 321 Measurement Algorithm 321	
	tISCKEb, CKE Input Setup Time (Boot Parameter) - Test Method of Implementation 322	
	Signals of Interest 322 Test Definition Notes from the Specification 322 Test References 322 PASS Condition 322 Measurement Algorithm 322	
	tIHCKEb, CKE Input Hold Time (Boot Parameter) - Test Method of Implementation 323	
	Signals of Interest 323 Test Definition Notes from the Specification 323 Test References 323 PASS Condition 323 Measurement Algorithm 323	
18 Custom Mo	nde Read-Write Eye-Diagram Tests	
	Probing for Custom Mode Read-Write Eye Diagram Tests 326  Test Procedure 326	
	User Defined Real-Time Eye Diagram Test for Read Cycle Method of Implementation 329  Signals of Interest 329  Measurement Algorithm 329	3
	User Defined Real-Time Eye Diagram Test for Write Cycle Method of Implementation  Signals of Interest 330  Measurement Algorithm 330	0
19 Calibrating Oscilloscope and Pro		
	Required Equipment for Oscilloscope Calibration 332	
	Internal Calibration 333	
	Required Equipment for Probe Calibration 336	

#### **Probe Calibration** 337

Connecting the Probe for Calibration 337

Verifying the Connection 339

Running the Probe Calibration and Deskew 341

**Verifying the Probe Calibration** 345

20 InfiniiMax Probing

Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# Installing the DDR2(+LP) Compliance Test Application

Installing the Software / 36
Installing the License Key / 37

If you purchased the D9020DDRC DDR2(+LP) Compliance Test Application separately, you need to install the software and license key.



#### 1

#### Installing the Software

- 1 Make sure you have the minimum version of Infiniium Oscilloscope software (see D9020DDRC release notes). To ensure that you have the minimum version, select **Help > About Infiniium...** from the main menu.
- 2 To obtain the DDR2(+LP) Compliance Test Application, go to Keysight website: http://www.keysight.com/find/D9020DDRC.
- 3 The link for DDR2(+LP) Compliance Test Application will appear. Double-click on it and follow the instructions to download and install the application software.

#### Installing the License Key

To procure a license, you require the Host ID information that is displayed in the Keysight License Manager application installed on the same machine where you wish to install the license.

Using Keysight License Manager 5

To view and copy the Host ID from Keysight License Manager 5:

- 1 Launch Keysight License Manager on your machine, where you wish to run the Test Application and its features.
- 2 Copy the Host ID that appears on the top pane of the application. Note that x indicates numeric values.




Figure 1 Viewing the Host ID information in Keysight License Manager 5

To install one of the procured licenses using Keysight License Manager 5 application,

- 1 Save the license files on the machine, where you wish to run the Test Application and its features.
- 2 Launch Keysight License Manager.
- 3 From the configuration menu, use one of the options to install each license file.




Figure 2 Configuration menu options to install licenses on Keysight License Manager 5

For more information regarding installation of procured licenses on Keysight License Manager 5, refer to Keysight License Manager 5 Supporting Documentation.

#### Using Keysight License Manager 6

To view and copy the Host ID from Keysight License Manager 6:

- 1 Launch Keysight License Manager 6 on your machine, where you wish to run the Test Application and its features.
- 2 Copy the Host ID, which is the first set of alphanumeric value (as highlighted in Figure 3) that appears in the Environment tab of the application. Note that x indicates numeric values.




Figure 3 Viewing the Host ID information in Keysight License Manager 6

To install one of the procured licenses using Keysight License Manager 6 application,

- 1 Save the license files on the machine, where you wish to run the Test Application and its features.
- 2 Launch Keysight License Manager 6.
- 3 From the Home tab, use one of the options to install each license file.




Figure 4 Home menu options to install licenses on Keysight License Manager 6

For more information regarding installation of procured licenses on Keysight License Manager 6, refer to Keysight License Manager 6 Supporting Documentation.

1 Installing the DDR2 Compliance Test Application

Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

## 2 Preparing to Take Measurements

Calibrating the Oscilloscope / 26 Starting the DDR2(+LP) Compliance Test Application / 27

Before running the DDR2 automated tests, you should calibrate the oscilloscope and probe. No test fixture is required for this DDR2 application. After the oscilloscope and probe have been calibrated, you are ready to start the DDR2(+LP) Compliance Test Application and perform the measurements.



#### Calibrating the Oscilloscope

If you haven't already calibrated the oscilloscope and probe, see Chapter 19, "Calibrating the Infiniium Oscilloscope and Probe.

NOTE

If the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, internal calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the Utilities> Calibration menu.

NOTE

If you switch cables between channels or other oscilloscopes, it is necessary to perform cable and probe calibration again. Keysight recommends that, once calibration is performed, you label the cables with the channel on which they were calibrated.

#### Starting the DDR2(+LP) Compliance Test Application

- 1 Ensure that the RAM reliability test software is running in the computer system where the Device Under Test (DUT) is attached. This software performs tests to all unused RAM in the system by producing a repetitive burst of read-write data signals to the DDR2 memory.
- 2 To start the DDR2(+LP) Compliance Test Application: From the Infiniium oscilloscope's main menu, choose Analyze>Automated Test Apps>DDR2 Test.




Figure 5 The DDR2(+LP) Compliance Test Application

#### NOTE

If DDR2 Test does not appear in the Automated Test Apps menu, the DDR2(+LP) Compliance Test Application has not been installed (see Chapter 1, "Installing the DDR2(+LP) Compliance Test Application).

Figure 5 shows the DDR2(+LP) Compliance Test Application main window. The task flow pane, and the tabs in the main pane, show the steps you take in running the automated tests:

Tab	Description
Set Up	Lets you identify and setup the test environment, including information about the device under test.
Select Tests	Lets you select the tests you want to run. The tests are organized hierarchically so you can select all tests in a group. After tests are run, status indicators show which tests have passed, failed, or not been run, and there are indicators for the test groups.
Configure	Lets you configure test parameters (like memory depth). This information appears in the HTML report.
Connect	Shows you how to connect the oscilloscope to the device under test for the tests to be run.
Run Tests	Starts the automated tests. If the connections to the device under test need to be changed while multiple tests are running, the tests pause, show you how to change the connection, and wait for you to confirm that the connections have been changed before continuing.
Results	Contains more detailed information about the tests that have been run. You can change the thresholds at which marginal or critical warnings appear.
HTML Report	Shows a compliance test report that can be printed.

#### NOTE

When you close the DDR2 application, each channel's probe is configured as single-ended or differential depending on the last DDR2 test that was run.

#### Online Help Topics

For information on using the DDR2(+LP) Compliance Test Application, see its online help (which you can access by choosing **Help > Contents...** from the application's main menu).

The DDR2(+LP) Compliance Test Application's online help describes:

- · D9020DDRC DDR2(+LP) Automated Testing-At a Glance
- Starting the D9020DDRC DDR2(+LP) Test Application
- · Creating or Opening a Test Project
- Setting Up the Test Environment
  - · Set Mask File
  - · Derate Table file
  - · Threshold Settings
  - · DDR Debug Tool
- Selecting Tests
- · Configuring Tests
  - · Critical Configuration
- Verifying Physical Connections
- Running Tests
  - · Options to Start Test Runs
  - · Settings to Optimize Test Runs
- Configuring Automation in the Test Application
  - Using Script for Automation
  - Using Files for Automation
  - · Running Automation Script or Files
- Viewing Results
- Viewing HTML Test Report
- Exiting the Test Application
- · Additional Settings in the Test App
- · Customizing the Test Application
- · File Menu Options
- · View Menu Options
- · Tools Menu Options
- · Help Menu Options
- · Controlling the Application via a Remote PC
- Using a Second Monitor

2 Preparing to Take Measurements

## Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

### 3 Measurement Clock Tests

Probing for Measurement Clock Tests / 32
Clock Period Jitter - tJIT(per) - Test Method of Implementation / 34
Cycle to Cycle Period Jitter - tJIT(cc) - Test Method of Implementation / 36
Cumulative Error - tERR(n per) - Test Method of Implementation / 38
Cumulative Error - tERR(n per) - Test Method of Implementation / 38
Average HIGH Pulse Width - tCH(avg) - Test Method of Implementation / 43
Absolute HIGH Pulse Width - tCH(abs) - Test Method of Implementation / 45
Average Low Pulse Width - tCL(avg) - Test Method of Implementation / 46
Absolute Low Pulse Width - tCL(abs) - Test Method of Implementation / 48Absolute Clock Period - tCK(abs) - Test Method of Implementation / 49
Average Clock Period - tCK(avg) - Test Method of Implementation / 51

This section provides the Methods of Implementation (MOIs) for Rising Edge and Pulse Measurements Clock tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



#### Probing for Measurement Clock Tests

When performing the Measurement Clock tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connections for Rising Edge and Pulse Measurement Clock tests may look similar to the following diagram. Refer to the Connection tab in DDR2 Electrical Performance Compliance application for the exact number of probe connections.




Figure 6 Probing for Measurement Clock Tests

You can use any of the oscilloscope channels as the Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channel shown in Figure 6 is just an example.)

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Preparing to Take Measurements" on page 25.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2 Device Under Test (DUT) is attached. This software will perform a test on all the unused RAM on the system by producing a repetitive burst of read-write data signals to the DDR2 memory.
- 3 Connect the differential solder-in probe head to the PUT on the DDR2 devices.
- 4 Connect the oscilloscope probes to any of the oscilloscope channels.
- 5 In the DDR2 Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the DDR2 Measurement Clock tests, you can select either DDR2-667, DDR2-800 and DDR2-1066 speed grade. If other Speed Grade is selected, the Measurement Clock test options will not be displayed at the Select tab.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.

8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 7 Selecting Measurement Clock Tests

9 Follow the DDR2 Test application's task flow to set up the configuration options, run the test, and view the test results.

#### Clock Period Jitter - tJIT(per) - Test Method of Implementation

This test is applicable to the Rising Edge Measurement and Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock. You can specify the rising and/or the falling edge of your signal for this measurement.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 2 Specific Note 35

Parameter	Symbol	DI	DDR2-667		R2-800	Units	Notes
		Min	Max	Min	Max		
Clock Period Jitter	tJIT(per)	-125	125	-100	100	ps	35

Table 3 Specific Note 30

Parameter	Symbol	DDR2-1066		Units	Notes
		Min	Max	<del>_</del>	
Clock Period Jitter	tJIT(per)	-90	90	ps	30

Table 4 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min					L	.PDDR2					Unit
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Max. Frequency <sup>*4</sup>				533	466	400	333	266	233	200	166	133	100	MHz
						Clock	Timing							
Clock Period Jitter (with allowed jitter)	t <sub>JIT</sub> (per),	Min		-90	-95	-100	-110	-120	-130	-140	-150	-180	-250	no
	JILLEI (WILII	allowed	Max		90	95	100	110	120	130	140	150	180	250

#### Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E* and Specific Note 30 in the *JESD208*, and Table 103 in the *JESD209-2B*.

#### Pass Condition

The tJIT(per) measurement value should be within the conformance limits as specified in the JEDEC specification.

#### Measurement Algorithm

- 1 This measurement measures the difference between every period inside a 200 cycle window with the average of the whole window.
- 2 Calculate the average for periods 1 to 200.
- 3 Measure the difference between period #1 with the average and save the answer as a measurement result.
- 4 Measure the difference between period #2 with the average and save the answer as a measurement result.
- 5 Continue with the same procedures until you complete the comparison for period #200 with the average. By now, 200 measurement results are generated.
- 6 Slide the window by one and measure the average of 2-201.
- 7 Compare period #2 with the new average. Continue the comparison for period #3, #4, ... #200, #201. By now, 200 more measurement results are added, with the total of 400 values.
- 8 Slide the window by one and measure the average of 3-202.
- 9 Compare period #3 with the new average. Continue the comparison for period #4, #5, ... #201, #202. By now, 200 more measurement results are added, with the total of 600 values.
- 10 Check these 600 results for the smallest and largest values (worst cases values).
- 11 Compare the test results against the compliance test limits.

#### Cycle to Cycle Period Jitter - tJIT(cc) - Test Method of Implementation

This test is applicable to the Rising Edge Measurement as well as Falling Edge Measurement. The purpose of this test is to measure the difference in the clock period between two consecutive clock cycles. The tJIT(cc) Rising Edge Measurement measures the clock period from the rising edge of a clock cycle to the next rising edge. The tJIT(cc) Falling Edge Measurement measures the clock period from the falling edge to falling edge. The test will show a fail status if the total failed waveforms is greater than 0.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

#### Table 5 Specific Note 35

Parameter	Symbol	DDF	DDR2-667		2-800	Units	Notes
		Min	Max	Min	Max	_	
Cycle to Cycle Period Jitter	tJIT(cc)	-250	250	-200	200	ps	35

#### Table 6 Specific Note 30

Parameter	Symbol	DDR	DDR2-1066		Notes	
		Min	Max	_		
Cycle to Cycle Period Jitter	tJIT(cc)	-180	180	ps	30	

#### Table 7 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min					1	LPDDR2					Unit
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Max. Frequency <sup>*4</sup>				533	466	400	333	266	233	200	166	133	100	MHz
						Clock	Timing							
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t <sub>JIT</sub> (cc), allowed	Max		180	190	200	220	240	260	280	300	360	500	ps

#### Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in *JESD209-2B*.

#### Pass Condition

The tJIT(cc) measurement value should be within the conformance limits as specified in the JEDEC specification.

#### Measurement Algorithm

- 1 Measure the difference between every adjacent pair of periods.
- 2 Generate 201 measurement results.
- 3 Check the results for the smallest and largest values (worst case values).
- 4 Compare the test results against the compliance test limits.

#### Cumulative Error - tERR(n per) - Test Method of Implementation

This Cumulative Error (across "n" cycles) test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock. Supported measurements include multiple cycle windows with values of "n" (for "n" cycle) where n>5 but less than 50.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 8 Specific Note 35

Parameter	Symbol	DDR2	2-667	DDR2	2-800	Units	Notes
		min	max	min	max	_	
Cumulative error across 2 cycles	tERR(2per)	-175	175	-150	150	ps	35
Cumulative error across 3 cycles	tERR(3per)	-225	225	-175	175	ps	35
Cumulative error across 4 cycles	tERR(4per)	-250	250	-200	200	ps	35
Cumulative error across 5 cycles	tERR(5per)	-250	250	-200	200	ps	35
Cumulative error across n cycles, n = 610, inclusive	tERR(6-10 per)	-350	350	-300	300	ps	35
Cumulative error across n cycles, n = 1150, inclusive	tERR(11-50 per)	-450	450	-450	450	ps	35

Table 9 Specific Note 30

Parameter	Symbol	DDR2	-1066	Units	Notes
		min	max	_	
Cumulative error across 2 cycles	tERR(2per)	-132	132	ps	30
Cumulative error across 3 cycles	tERR(3per)	-157	157	ps	30
Cumulative error across 4 cycles	tERR(4per)	-175	175	ps	30
Cumulative error across 5 cycles	tERR(5per)	-188	188	ps	30
Cumulative error across n cycles, n = 610, inclusive	tERR(6-10 per)	-250	250	ps	30
Cumulative error across n cycles, n = 1150, inclusive	tERR(11-50 per)	-425	425	ps	30

Table 10 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min +					L	.PDDR2					Unit
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Max. Frequency <sup>*4</sup>				533	466	400	333	266	233	200	166	133	100	MHz
						Clock T	iming							
Cumulative	t <sub>JIT</sub> (2 per),	Min		-132	-140	-147	-162	-177	-191	-206	-221	-265	-368	
error across 2 cycles	allowed	Max		132	140	147	162	177	191	206	221	265	368	- ps
Cumulative	t <sub>JIT</sub> (3 per),	Min	_	-157	-166	-175	-192	-210	-227	-245	-262	-314	-437	_
error across 3 cycles	allowed	Max		157	166	175	192	210	227	245	262	314	437	- ps
Cumulative	t <sub>JIT</sub> (4 per),	Min		-175	-185	-194	-214	-233	-253	-272	-291	-350	-486	_
error across 4 cycles	allowed	Max		175	185	194	214	233	253	272	291	350	486	- ps
Cumulative	t <sub>JIT</sub> (5 per),	Min		-188	-199	-209	-230	-251	-272	-293	-314	-377	-524	_
error across 5 cycles	allowed	Max		188	199	209	230	251	272	293	314	377	524	- ps
Cumulative t <sub>JIT</sub> (6 error across 6 allowed cycles	t <sub>JIT</sub> (6 per),	Min	_	-200	-211	-222	-244	-266	-288	-311	-333	-399	-555	_
	allowed	Max		200	211	222	244	266	288	311	333	399	555	- ps
Cumulative	t <sub>JIT</sub> (7 per),	Min	_	-209	-221	-232	-256	-279	-302	-325	-248	-418	-581	_
error across 7 cycles	allowed	Max		209	221	232	256	279	302	325	248	418	581	– ps
Cumulative	t <sub>JIT</sub> (8 per),	Min		-217	-229	-241	-256	-290	-314	-338	-362	-435	-604	
error across 8 cycles	allowed	Max		217	229	241	256	290	314	338	362	435	604	- ps
Cumulative	t <sub>JIT</sub> (9 per),	Min		-224	-237	-249	-274	-299	-324	-349	-374	-449	-624	_
error across 9 cycles	allowed	Max		224	237	249	274	299	324	349	374	449	624	- ps
Cumulative	t <sub>JIT</sub> (10 per),	Min		-231	-244	-257	-282	-308	-334	-359	-385	-462	-641	_
error across 10 allo cycles	allowed	Max		231	244	257	282	308	334	359	385	462	641	- ps
Cumulative	t <sub>JIT</sub> (11 per),	Min		-237	-250	-263	-289	-316	-342	-368	-395	-474	-658	
error across 11 cycles	allowed	Max		237	250	263	289	316	342	368	395	474	658	- ps
Cumulative	t <sub>JIT</sub> (12 per),	Min		-242	-256	-269	-296	-323	-350	-377	-403	-484	-672	_
	allowed	Max		242	256	269	296	323	350	377	403	484	672	- ps

Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208* and Table 103 in the *JESD209-2B*.

#### Pass Condition

The tERR measurement value should be within the conformance limits as specified in the JEDEC specification.

#### Measurement Algorithm

- 1 tERR(2per) is similar to tJIT(per), except it makes a small 2-cycle window inside the big 200 cycle window and compares the average of the small window with the average of the big window.
- 2 Calculate the average for periods 1 to 200.
- 3 Calculate the average for periods 1 and 2.
- 4 Measure the difference of these two averages and save the answer as a measurement result.
- 5 Calculate the average of periods 2 and 3, and measure the difference between this average and the big window average.
- 6 Continue with the same procedures until the average of periods 199 and 200 to the big window average is compared. By now, 199 measurement results are generated.
- 7 Slide the big window by one and start comparing the average of periods 2 and 3 with the new big window average until the comparison for periods 200 and 201 with the big window is completed. By now, 199 more measurements are added, with the total of 398 measurement values.
- 8 Slide the big window by one again and repeat the same procedures. By now, 199 more measurements are added, with the total of 597 measurement values.
- 9 Check the 597 results for the smallest and largest values (worst case values).
- 10 Compare the test results to the compliance test limits.
- 11 tERR(3per) is the same as tERR(2per) except the small window size is three periods wide. tERR(4per) uses small window size of four periods, and tERR(5per) uses five periods.
- 12 tERR(6-10per) executes tERR(6per), tERR(7per), tERR(8per), tERR(9per) and tERR(10per), combines all the measurement results together into one big pool, and checks for the smallest and largest values.
- 13 tERR(11-50per) does the same for tERR(11per) through tERR(50per).

Cumulative Error (across 13-50 cycles) - tERR (13-50 per) (Low Power) - Test Method of Implementation

This Cumulative Error (across 13-50 cycles) test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock from 13 cycles to 50 cycles.

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 11 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min					I	.PDDR2					Unit
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Max. Frequency <sup>*4</sup>				533	466	400	333	266	233	200	166	133	100	MHz
						Clock	Timing							
Cumulative	t (22.05)	Min				t <sub>ERR</sub> (nper	), allowed	, min = {1	+ 0.68ln(n)	* t <sub>JIT</sub> (per	), allowed,	min		
error across n = 13, 14, 49, 50 cycles	t <sub>ERR</sub> (nper), allowed	Max		$t_{ERR}(nper)$ , allowed, max = $\{1 + 0.68ln(n)\} * t_{JIT}(per)$ , allowed, max									ps	

#### Test References

See Table 103 in the JEDEC Standard JESD209-2B.

#### Pass Condition

The tERR measurement value from 13- cycle through 50 cycle should be within the conformance limits as specified in the JEDEC specification.

#### Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202. tERR(13-50per) executes tERR(13per) through tERR(50per). For tERR(13per):

- 1 Calculate the average for periods 1-200.
- 2 Calculate the average for periods 1-13.
- 3 Measure the difference between these two averages and save the answer as a tERR(13per) result.

- 4 Continue with the same procedures until the average of the last thirteen periods (188-200) is compared to the average for periods 1-200. Continue with the same procedures until the average of the last thirteen periods (188-200) is compared to the average for periods 1-200.
- 5 Slide the window by one and start comparing the average of periods 2-14 and end by comparing the average of periods 189-201.
- 6 Slide the window by one again and repeat the same procedures.
- 7 Calculate the compliance upper and lower limits for tERR(13per):
  Upper limit = {1 + 0.68ln(n)} \* t<sub>JIT</sub>(per),max. (where n=13)
  Lower limit = {1 + 0.68ln(n)} \* t<sub>JIT</sub>(per),min. (where n=13)
  NOTE: t<sub>JIT</sub>(per),max and t<sub>JIT</sub>(per),min vary depending on the speed grade selected.
- 8 Check all tERR(13per) results for the smallest and largest values (worst case values).
- 9 Compare the worst case tERR(13per) results to the compliance test limit.
- 10 Perform the same procedure for tERR(14per) through tERR(50per).

#### Average HIGH Pulse Width - tCH(avg) - Test Method of Implementation

The purpose of this test is to measure the average duty cycle of all the positive pulse widths within a window of 200 consecutive cycles.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

#### Table 12 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDF	DDR2-667		2-800	Units	Specific Notes	
		Min	Max	Min	Max	_	Notes	
Average clock HIGH pulse width	tCH(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36	

#### Table 13 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2	2-1066	Units	Specific Notes
		Min	Max	_	Notes
Average clock HIGH pulse width	tCH(avg)	0.48	0.52	tCK(avg)	30,31

#### Table 14 LPDDR2 AC Timing Table

Parameter	Symbol								LPDDR2					Unit
		IVIdX	чск	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	_
Max. Frequency*4				533	466	400	333	266	233	200	166	133	100	MHz
						Cloc	k Timing							
Average high pulse width	t(ava)	Min							0.45					_ t <sub>CK</sub> (avg)
puise widin	t <sub>CH</sub> (avg)	Max							0.55					- (CK(avg)

#### Test References

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the *JESD209-2B*.

#### Pass Condition

The tCH measurement value should be within the conformance limits as specified in the JEDEC specification.

#### 3 Measurement Clock Tests

#### Measurement Algorithm

- 1 Measure the sliding "window" of 200 cycles.
- 2 Measure the width of the high pulses 1-200 and determine the average value for this window. By now, one measurement result is generated.
- 3 Measure the width of the high pulses 2-201 and determine the average value for this window. By now, one measurement result is generated, with the total of two measurement results.
- 4 Measure the width of the high pulses 3-202 and determine the average value for this window. By now, one measurement result is generated, with the total of three measurement results.
- 5 Check the total 3 results for the smallest and largest values (worst case values).
- 6 Compare the test results against the compliance test limits.

#### Absolute HIGH Pulse Width - tCH(abs) - Test Method of Implementation

The purpose of this test is to measure the absolute duty cycle of all the positive pulse widths within a window of 200 consecutive cycles.

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 15 LPDDR2 AC Timing Table

Parameter	Symbol	Symbol Min Max	lax t <sub>CK</sub> —	LPDDR2										Unit
		IVIAX	•СК	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Max. Frequency <sup>*4</sup>				533	466	400	333	266	233	200	166	133	100	MHz
						Clock	Timing							
Average clock	+ (aha)	Min							0.43					
HIGH pulse width (with allowed jitter)	t <sub>CH</sub> (abs), allowed	Max							0.57					t <sub>CK</sub> (avg)

#### Test References

See Table 103 in the JESD209-2B.

#### Pass Condition

The absolute tCH measurement value should be within the conformance limits as specified in the JEDEC specification.

#### Measurement Algorithm

- 1 Find the average period, tCK(avg) for cycle 1-202.
- 2 Find the maximum high pulse width, PW<sub>MAX</sub>(s) for cycle 1-202.
- 3 Find the minimum high pulse width, PW<sub>MIN</sub>(s) for cycle 1-202.
- 4 Calculate  $PW_{MAX}(tCK) = PW_{MAX}(s)/tCK(avg)$ .
- 5 Calculate  $PW_{MIN}(tCK) = PW_{MIN}(s)/tCK(avg)$ .
- 6 Check  $PW_{MAX}(tCK)$  and  $PW_{MIN}(tCK)$  for the worst case values.
- 7 Compare the test result to the compliance test limit.

#### Average Low Pulse Width - tCL(avg) - Test Method of Implementation

The purpose of this test is to measure the average duty cycle of all the negative pulse widths within a window of 200 consecutive cycles.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

#### Table 16 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDF	DDR2-667		2-800	Units	Notes
		Min	Max	Min	Max	_	
Average clock LOW pulse width	tCL(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36

#### Table 17 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2	DDR2-1066		Notes
		Min	Max	_	
Average clock LOW pulse width	tCL(avg)	0.48	0.52	tCK(avg)	30,31

#### Table 18 LPDDR2 AC Timing Table

Parameter	Symbol	l Min Max	Min						LPDDR2					Unit
		IVIAX	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Max. Frequency*4				533	466	400	333	266	233	200	166	133	100	MHz
						Clock	Timing							
Average Low pulse width	t (ava)	Min							0.45					t <sub>CK</sub> (avg)
puise width	t <sub>CL</sub> (avg)	Max							0.55					- (CK(avg)

#### Test References

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208* and Table 103 in the *JESD209-2B*.

#### Pass Condition

The tCL measurement value should be within the conformance limits as specified in the JEDEC specification.

#### Measurement Algorithm

- 1 Measure the sliding "window" of 200 cycles.
- 2 Measure the width of the low pulses 1-200 and determine the average value for this window. By now, one measurement result is generated.
- 3 Measure the width of the low pulses 2-201 and determine the average value for this window. By now, one measurement result is generated, with the total of two measurement results.
- 4 Measure the width of the low pulses 3-202 and determine the average value for this window. By now, one measurement result is generated, with the total of three measurement results.
- 5 Check the total results (three values) for the smallest and largest values (worst case values).
- 6 Compare results against the compliance test limits.

#### Absolute Low Pulse Width - tCL(abs) - Test Method of Implementation

The purpose of this test is to measure the absolute duty cycle of all the negative pulse widths within a window of 202 consecutive cycles.

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 19 LPDDR2 AC Timing Table

Parameter	Symbol	ymbol Min Max		LPDDR2										Unit
		IVIAX	ск	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Max. Frequency <sup>*4</sup>				533	466	400	333	266	233	200	166	133	100	MHz
						Clock	Timing							
Absolute clock	t (aba)	Min							0.43					
LOW pulse width (with allowed jitter)	t <sub>CL</sub> (abs), allowed	Max							0.57					t <sub>CK</sub> (avg)

#### Test References

See Table 103 in the JESD209-2B.

#### Pass Condition

The absolute tCL measurement value should be within the conformance limits as specified in the JEDEC specification.

#### Measurement Algorithm

- 1 Find the average period, tCK(avg) for cycle 1-202.
- 2 Find the maximum low pulse width,  $PW_{MAX}(s)$  for cycle 1-202.
- 3 Find the minimum low pulse width, PW<sub>MIN</sub>(s) for cycle 1-202.
- 4 Calculate  $PW_{MAX}(tCK) = PW_{MAX}(s)/tCK(avg)$ .
- 5 Calculate  $PW_{MIN}(tCK) = PW_{MIN}(s)/tCK(avg)$ .
- 6 Check  $PW_{MAX}(tCK)$  and  $PW_{MIN}(tCK)$  for the worst case values.
- 7 Compare the test result to the compliance test limit.

#### Half Period Jitter - tJIT(duty) - Test Method of Implementation

The Half Period Jitter tJIT(duty) can be divided into tJIT(CH) Jitter Average HIGH and tJIT(LH) Jitter Average Low. The tJIT(CH) Jitter Average HIGH Measurement measures between a positive pulse width of a cycle in the waveform, and the average positive pulse width of all cycles in a 200 consecutive cycle window. tJIT(LH) Jitter Average Low Measurement measures between a negative pulse width of a cycle in the waveform and the average negative pulse width of all cycles in a 200 consecutive cycle window.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 20 Specific Note 35

Parameter	Symbol	DDR2-667		DDR2	-800	Units	Notes
		Min	Max	Min	Max	_	
Duty cycle jitter	tJIT(duty)	-125	125	-100	100	ps	35

Table 21 Specific Note 30

Parameter	Symbol	DDR2	DDR2-1066		Notes
		Min Max		_	
Duty cycle jitter	tJIT(duty)	-75 75		ps	30

Table 22 LPDDR2 AC Timing Table

Parameter	Symbol	Symbol Min Max		LPDDR2										Unit
		Iviax	<sup>T</sup> CK	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Max. Frequency <sup>*4</sup>				533	466	400	333	266	233	200	166	133	100	MHz
						Clock	Timing							
Duty cycle jitter (with allowed	t <sub>JIT</sub> (duty),	Min			min	((t <sub>CH</sub> (abs)	,min - t <sub>CH</sub>	(avg),min	), (t <sub>CL</sub> (abs),n	nin - t <sub>CL</sub> (av	/g),min)) *	t <sub>CK</sub> (avg)		+ (aua)
jitter)	allowed	Max		$max((t_{CH}(abs),max-t_{CH}(avg),max),(t_{CL}(abs),max-t_{CL}(avg),max))*t_{CK}(avg)$										- t <sub>CK</sub> (avg)

#### Test References

See Specific Note 35 in the *JESD208*, and Table 103 in the *JESD209-2B*.

#### 3

#### Pass Condition

The tJIT(duty) measurement value should be within the conformance limits as specified in the JEDEC specification.

#### Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

#### tJIT(CH)

- 1 This measurement measures the difference between every high pulse width inside a 200 cycle window with the average of the whole window.
- 2 Calculate the average for high pulse widths 1 to 200.
- 3 Measure the difference between high pulse width #1 with the average and save the answer as a measurement result.
- 4 Measure the difference between high pulse width #2 with the average and save the answer as a measurement result.
- 5 Continue the same procedures until the comparison for high pulse width #200 with the average is completed. By now, 200 measurement results are generated.
- 6 Slide the window by one and measure the average of 2-201.
- 7 Compare high pulse width #2 with the new average. Continue the comparison for high pulse width #3, #4, ... #200, #201. By now, 200 more measurement results are added, with the total of 400 values.
- 8 Slide the window by one and measure the average of 3-202.
- 9 Compare high pulse width #3 with the new average. Continue the comparison for high pulse width #4, #5, ... #201, #202. By now, 200 more measurement results are added, with the total of 600 values.
- 10 Check these 600 results for the smallest and largest values (worst cases values).
- 11 Compare the test results against the compliance test limits.

#### tJIT(LH)

1 This measurement is similar to tJIT(CH) above except, instead of using high pulse widths, it uses LOW pulse widths for testing comparison.

#### Average Clock Period - tCK(avg) - Test Method of Implementation

This test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. tCK(avg) is average clock period within 200 consecutive cycle window. The tCK(avg) Rising Edge Measurement measures the period from the rising edge of a cycle to the next rising edge within the waveform window. The tCK(avg) Falling Edge Measurements measures from the falling edge to the falling edge.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 23 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2	DDR2-667		2-800	Units	Specific Notes
		Min	Max	Min	Max	_	Notes
Average clock period	tCK(avg)	3000	8000	2500	8000	ps	35,36

Table 24 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max	<u> </u>	Notes
Average clock period	tCK(avg)	1875	7500	ps	30,31

Table 25 LPDDR2 AC Timing Table

Parameter	Symbol	Min Max	Min t <sub>CK</sub>	LPDDR2										
				1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Max. Frequency*4				533	466	400	333	266	233	200	166	133	100	MHz
						Clock T	iming							
Average clock Period	t <sub>CK</sub> (avg),	Min		1.875	2.15	2.5	3	3.75	4.3	5	6	7.5	10	- ns
		Max		100										

#### Test References

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the *JESD209-2B*.

#### 3 Measurement Clock Tests

#### Pass Condition

The tCK(avg) measurement value should be within the conformance limits as specified in the JEDEC specification.

#### Measurement Algorithm

- 1 This measurement measures a sliding "window" of 200 cycles.
- 2 Calculate the average period value for periods 1-200. By now, one measurement result is generated.
- 3 Calculate the average period value for periods 2-201. By now, one measurement result is generated, with the total of two measurement results.
- 4 Calculate the average period value for periods 3-202. By now, one measurement result is generated, with the total of three measurement results.
- 5 Check the results for the smallest and largest values (worst case values).
- 6 Compare the test results against the compliance test limits.

#### Absolute Clock Period - tCK(abs) - Test Method of Implementation

This test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. tCK(abs) is absolute clock period within 202 consecutive cycle window. The tCK(abs) Rising Edge Measurement measures the period from the rising edge of a cycle to the next rising edge within the waveform window. The tCK(abs) Falling Edge Measurements measures from the falling edge to the falling edge.

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 26 LPDDR2 AC Timing Table

Parameter	Symbol	Min Max	Min t <sub>CK</sub>	LPDDR2										
				1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Max. Frequency <sup>*4</sup>				533	466	400	333	266	233	200	166	133	100	MHz
						Clock	Timing							
Absolute Clock Period	t <sub>CK</sub> (abs)	min		$t_{CK}(avg)$ ,min + $t_{JIT}(per)$ ,min										ps

#### Test References

See Table 103 in the JESD209-2B.

#### Pass Condition

The tCK(abs) measurement value should be within the conformance limits as specified in the JEDEC specification.

#### Measurement Algorithm

- 1 Find the maximum period value for period 1-202.
- 2 Find the minimum period value for period 1-202.
- 3 Check these two results for the worst case values.
- 4 Compare the test result against the compliance test limit.

3 Measurement Clock Tests

# 4 Single-Ended Signals AC Input Parameters Tests

Probing for Single-Ended Signals AC Input Parameters Tests / 56 VIH(AC) Test for DQ, DM - Test Method of Implementation / 58 VIH(AC) Test for DQS - Test Method of Implementation / 60 VIH(AC) Test for Address, Control - Test Method of Implementation / 62 VIH(DC) Test for DQ, DM - Test Method of Implementation / 64 VIH(DC) Test for DQS - Test Method of Implementation / 66 VIH(DC) Test for Address, Control - Test Method of Implementation / 68 VIL(AC) Test for DQ, DM - Test Method of Implementation / 70 VIL(AC) Test for DQS - Test Method of Implementation / 72 VIL(AC) Test for Address, Control - Test Method of Implementation / 74 VIL(DC) Test for DQ, DM - Test Method of Implementation / 76 VIL(DC) Test for DQS - Test Method of Implementation / 78 VIL(DC) Test for Address, Control - Test Method of Implementation / 80 SlewR Test for DQ, DM, DQS - Test Method of Implementation / 82 SlewR Test for Address, Control, Clock - Test Method of Implementation / 84 SlewF Test for DQ, DM, DQS - Test Method of Implementation / 86 SlewF Test for Address, Control, Clock - Test Method of Implementation / 88 SRQseR (40ohm) - Test Method of Implementation / 90 SRQseF (40ohm) - Test Method of Implementation / 92 SRQseR (60ohm) - Test Method of Implementation / 93 SRQseF (60ohm) - Test Method of Implementation / 94 VOH(AC) - Test Method of Implementation / 95 VOH(DC) - Test Method of Implementation / 96 VOL(AC) - Test Method of Implementation / 97 VOL(DC) - Test Method of Implementation / 98

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals AC Input tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



#### Probing for Single-Ended Signals AC Input Parameters Tests

When performing the Single-Ended Signals AC Input Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2 Electrical Performance Compliance application for the exact number of probe connections.




Figure 8 Probing for Single-Ended Signals AC Input Parameters Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 8 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the DDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2 Test application, click the Set Up tab.

- 6 Select the Speed Grade options. For the Single-Ended Signals AC Input Parameters Tests, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 9 Selecting Single-Ended Signals AC Input Parameters Tests

9 Follow the DDR2 Test application's task flow to set up the configuration options, run the tests and view the tests results.

# $V_{IH(AC)}$ Test for DQ, DM - Test Method of Implementation

V<sub>IH(AC)</sub> - Maximum AC Input Logic HIGH for DQ, DM.

The purpose of this test is to verify that voltage level of test signal at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint is greater than the conformance lower limits of the  $V_{IH(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{PEAK}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{DDQ}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Data Signals (supported by Data Strobe Signal) OR
- · Data Mask Signals (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above.
- · Supporting Pin Data Strobe Signals.

Test Definition Notes from the Specification

Table 27 Input AC Logic Level

Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667, DDR2-800		Units	Notes
		Min	Max	Min	Max	<u> </u>	
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.250	V <sub>DDQ</sub> +V <sub>PEAK</sub>	V <sub>REF</sub> + 0.200	V <sub>DDQ</sub> +V <sub>PEAK</sub>	V	1

Table 28 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066	Units Notes
		Min Max	
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.200 -	V -

### Test References

See Table 20 - Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint for the high level voltage shall be greater than or equal to the minimum  $V_{IH(AC)}$  value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{\text{IH(AC)}}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross OV.
- Calculate the time where the test result is taken. Calculation is expressed as:
   T<sub>TESTRESULT</sub> = T<sub>DQS MIDPOINT</sub> tDS.
   (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- 6 Take voltage level of DQ signal at  $T_{TESTRESULT}$  as the test result for  $V_{IH(AC)}$ .
- 7 Collect all  $V_{IH(AC)}$ .
- 8 Determine the worst result from the set of  $V_{IH(AC)}$  measured.

# $V_{\text{IH}(AC)}$ Test for DQS - Test Method of Implementation

V<sub>IH(AC)</sub> - Maximum AC Input Logic HIGH for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{IH(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{PEAK}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{DDQ}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

Data Strobe Signals (supported by Data Signals).

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 29 Input AC Logic Level

Symbol	Parameter	DDR2-40	0, DDR2-533	DDR2-66	Units	Notes	
		Min	Max	Min	Max	_	
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.250	V <sub>DDQ</sub> +V <sub>PEAK</sub>	V <sub>REF</sub> + 0.200	V <sub>DDQ</sub> +V <sub>PEAK</sub>	V	1

### Table 30 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066	Units	Notes
		Min Max	_	
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.200 -	V	-

### Test References

See Table 20 - Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint for the high level voltage shall be greater than or equal to the minimum  $V_{IH(AC)}$  value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{\text{IH(AC)}}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross OV.
- Calculate the time where the test result is taken. Calculation is expressed as:
   T<sub>TESTRESULT</sub> = T<sub>DQS MIDPOINT</sub> tDS.
   (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- 6 Take voltage level of DQ signal at  $T_{TESTRESULT}$  as the test result for  $V_{IH(AC)}$ .
- 7 Collect all  $V_{IH(AC)}$ .
- 8 Determine the worst result from the set of  $V_{IH(AC)}$  measured.

## V<sub>IH(AC)</sub> Test for Address, Control - Test Method of Implementation

V<sub>IH(AC)</sub> - Maximum AC Input Logic HIGH for Address, Control.

The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{IH(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{PEAK}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{DDQ}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

- · Address Signals OR
- Control Signals OR
- · Clock Signals

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any of the signal of interest defined above.

Test Definition Notes from the Specification

### Table 31 Input AC Logic Level

Symbol	Parameter	DDR2-40	0, DDR2-533	DDR2-66	Units	Notes	
		Min	Max	Min	Мах	_	
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.250	V <sub>DDQ</sub> +V <sub>PEAK</sub>	V <sub>REF</sub> + 0.200	V <sub>DDQ</sub> +V <sub>PEAK</sub>	٧	1

### Table 32 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066	Units	Notes
		Min Max	<del></del>	
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.200 -	٧	-

#### Test References

See Table 20 - Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

The mode value for the high level voltage shall be greater than or equal to the minimum  $V_{\text{IH(AC)}}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at  $V_{REF}$  crossing at valid rising edge and end at  $V_{REF}$  crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as  $V_{IH(AC)}$  value.
- 4 Continue the previous step with another 9 valid positive pulses that were found in the burst.
- 5 Determine the worst result from the set of  $V_{IH(AC)}$  measured

# $V_{IH(DC)}$ Test for DQ, DM - Test Method of Implementation

V<sub>IH(DC)</sub> - Minimum DC Input Logic HIGH for DQ, DM.

The purpose of this test is to verify that the min of histogram of the high level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{IH(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{DDQ}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

- · Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

### Table 33 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	$V_{DDQ} + 0.3$	V	-

### Table 34 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V	-

### Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

The minimum value of test signal from tDS before DQS midpoint to tDH after DQS midpoint for the high level voltage shall be greater than or equal to the minimum  $V_{IH(DC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V for differential DQS and  $V_{RFF}$  for single ended DQS)
- 5 Setup the histogram function settings where the X region is:
  - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
  - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
  - · By: Y- position at VREF voltage level.
  - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
- 6 Take histogram 'Min' value as the test result for V<sub>IH(DC)</sub>.
- 7 Collect all V<sub>IH(DC)</sub>.
- 8 Determine the worst result from the set of  $V_{IH(DC)}$  measured.

## V<sub>IH(DC)</sub> Test for DQS - Test Method of Implementation

V<sub>IH(DC)</sub> - Minimum DC Input Logic HIGH for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{IH(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{DDQ}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

### Table 35 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	$V_{DDQ} + 0.3$	٧	-
Table 36	Input DC Logic Level (DDR2-1066)				
Symbol	Parameter	Min	Max	Units	Notes

### Test References

DC input logic HIGH

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

V<sub>REF</sub> + 0.125

 $V_{DDQ} + 0.3$ 

V<sub>IH(DC)</sub>

The high level voltage of DQS shall be greater than or equal to the minimum  $V_{IH(DC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation).
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe positive pulse in the said burst. A valid Strobe positive pulse starts at V<sub>ref</sub> crossing at valid Strobe rising edge (See notes on threshold) and end at V<sub>ref</sub> crossing at following valid Strobe falling edge (See notes on threshold).
- 4 For valid Strobe positive pulse #1, zoom on the pulse so that it appears on oscilloscope main screen and perform  $V_{TOP}$  measurement. Take result from  $V_{TOP}$  measurement as  $V_{IH(DC)}$  value.
- 5 Continue previous step with the rest of found valid Strobe positive pulse in the said burst.
- 6 Determine the worst result from the set of  $V_{IH(DC)}$  measured.

# $V_{IH(DC)}$ Test for Address, Control - Test Method of Implementation

V<sub>IH(DC)</sub> - Minimum DC Input Logic HIGH for Address, Control.

The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{IH(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{DDQ}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

- · Address Signals OR
- · Control Signals OR
- · Clock Signals

Signals required to perform the test on the oscilloscope:

Pin Under Test, PUT - any of the signal of interest defined above.

Test Definition Notes from the Specification

### Table 37 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	$V_{DDQ} + 0.3$	V	-

### Table 38 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V	-

### Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

The mode value for the high level voltage shall be greater than or equal to the minimum  $V_{IH(DC)}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at  $V_{REF}$  crossing at a valid rising edge and ends at  $V_{REF}$  crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement results as  $V_{IH(DC)}$  value.
- 4 Continue the previous step with another 9 valid positive pulses that were found in the burst.
- 5 Determine the worst result from the set of  $V_{\text{IH}(DC)}$  measured.

## V<sub>IL(AC)</sub> Test for DQ, DM - Test Method of Implementation

V<sub>II (AC)</sub> - Minimum AC Input Logic Low for DQ, DM.

The purpose of this test is to verify that voltage level of test signal at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint is lower than the conformance maximum limits of the  $V_{II\,(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{PEAK}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{DDQ}$ .

The value of  $V_{SSQ}$  which directly affect the conformance upper limit is set to 0V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of  $V_{SSQ}$ .

### Signals of Interest

Mode Supported: DDR2 only
Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Mask Signal (supported by Data Strobe Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

Table 39 Input AC Logic Level

Symbol	Parameter	DDR2-400	DDR2-400, DDR2-533		DDR2-667, DDR2-800		
		Min	Max	Min	Max	_	
V <sub>IL(AC)</sub>	AC input logic LOW	V <sub>SSQ</sub> -V <sub>PEAK</sub>	V <sub>REF</sub> - 0.250	V <sub>SSQ</sub> -V <sub>PEAK</sub>	V <sub>REF</sub> - 0.200	٧	1

### Table 40 Input AC Logic Level (DDR2-1066)

Symbol	Parameter		DDR2-1066		Notes
		Min	Max	_	
V <sub>IL(AC)</sub>	AC input logic LOW	-	V <sub>REF</sub> - 0.200	٧	-

### Test References

See Table 20 - Input AC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

### **PASS Condition**

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint for the low level voltage shall be less than or equal to the maximum  $V_{IL(AC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross  $V_{\text{IL}(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross Midpoint. (0V for differential DQS and  $V_{REF}$  for single ended DQS)
- Calculate the time where the test result is taken. Calculation is expressed as
   T<sub>TESTRESULT</sub> = T<sub>DQS MIDPOINT</sub> tDS.
   (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- 6 Take voltage level of DQ signal at  $T_{TESTRESULT}$  as the test result for  $V_{IL(AC)}$ .
- 7 Collect all V<sub>IL(AC)</sub>.
- 8 Determine the worst result from the set of  $V_{IL(AC)}$  measured.

# $V_{\text{IL(AC)}}$ Test for DQS - Test Method of Implementation

V<sub>IL(AC)</sub> - Minimum AC Input Logic Low for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window is lower than the conformance maximum limits of the  $V_{IL(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{PEAK}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{DDQ}$ .

The value of  $V_{SSQ}$  which directly affect the conformance upper limit is set to 0V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of  $V_{SSQ}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

Data Strobe Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

### Table 41 Input AC Logic Level

Symbol	Parameter	DDR2-4	DDR2-400, DDR2-533		DDR2-667, DDR2-800		
		Min	Max	Min	Max	<del></del>	
V <sub>IL(AC)</sub>	AC input logic LOW	V <sub>SSQ</sub> -V <sub>PEAK</sub>	V <sub>REF</sub> - 0.250	V <sub>SSQ</sub> -V <sub>PEAK</sub>	V <sub>REF</sub> - 0.200	V	1

### Table 42 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	D	DDR2-1066		Notes
		Min	Max	<del></del>	
V <sub>IL(AC)</sub>	AC input logic LOW	-	V <sub>REF</sub> - 0.200	V	-

### Test References

See Table 20 - Input AC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

### **PASS Condition**

The low level voltage of DQS shall be less than or equal to the maximum  $V_{II\,(AC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe negative pulse in the said burst. A valid Strobe negative pulse starts at V<sub>ref</sub> crossing at valid Strobe falling edge (See notes on threshold) and end at V<sub>ref</sub> crossing at following valid Strobe rising edge (See notes on threshold).
- 4 For valid Strobe negative pulse #1, zoom on the pulse so that it appears on oscilloscope main screen and perform  $V_{BASE}$  measurement. Take result from  $V_{BASE}$  measurement as  $V_{IL(AC)}$  value.
- 5 Continue previous step with the rest of found valid Strobe negative pulse in the said burst.
- 6 Determine the worst result from the set of  $V_{IL(AC)}$  measured.

# $V_{\text{IL}(AC)}$ Test for Address, Control - Test Method of Implementation

V<sub>II (AC)</sub> - Minimum AC Input Logic Low Address, Control.

The purpose of this test is to verify that the mode low level voltage value of the histogram for the test signal is lower than the conformance maximum limits of the  $V_{IL(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{PEAK}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{DDQ}$ .

The value of  $V_{SSQ}$  which directly affect the conformance upper limit is set to 0V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of  $V_{SSO}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

- Address Signal OR
- · Control Signal OR
- · Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 43 Input AC Logic Level

Symbol	Parameter	DDR2-40	DDR2-400, DDR2-533		DDR2-667, DDR2-800		
		Min	Max	Min	Max	_	
V <sub>IL(AC)</sub>	AC input logic LOW	V <sub>SSQ</sub> -V <sub>PEAK</sub>	V <sub>REF</sub> - 0.250	V <sub>SSQ</sub> -V <sub>PEAK</sub>	V <sub>REF</sub> - 0.200	V	1

### Table 44 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	[	DDR2-1066		Notes
		Min	Max	_	
V <sub>IL(AC)</sub>	AC input logic LOW	-	V <sub>REF</sub> - 0.200	٧	-

### Test References

See Table 20 - Input AC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

### PASS Condition

The mode value for the histogram for the low level voltage shall be less than or equal to the maximum  $V_{\text{IL}(AC)}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at  $V_{REF}$  crossing at a valid falling edge and ends at  $V_{REF}$  crossing at the following rising valid edge (See notes on threshold).
- 3 Zoom in on the first valid negative pulse and perform  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement results as  $V_{IL(AC)}$  value.
- 4 Continue the previous step with another nine valid negative pulses.
- 5 Determine the worst result from the set of  $V_{IL(AC)}$  measured.

## V<sub>II (DC)</sub> Test for DQ, DM - Test Method of Implementation

V<sub>IL(DC)</sub> - Maximum DC Input Logic Low for DQ, DM.

The purpose of this test is to verify that the max of histogram of the low level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{IL(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

- · Data Signals (supported by Data Strobe Signals) OR;
- Data Mask Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

Table 45 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	-

### Table 46 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	-

### Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

The maximum value of test signal from tDS before DQS midpoint to tDH after DQS midpoint for the low level voltage shall be less than or equal to the maximum  $V_{II\,(DC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{\text{IL}(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V for differential DQS and  $V_{RFF}$  for single ended DQS)
- 5 Setup the histogram function settings where the X region is:
  - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
  - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
  - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
  - By: Y- position at V<sub>REF</sub> voltage level.
- 6 Take histogram 'Max' value as the test result for V<sub>IL(DC)</sub>.
- 7 Collect all V<sub>IL(DC)</sub>.
- 8 Determine the worst result from the set of  $V_{IL(DC)}$  measured.

# $V_{IL(DC)}$ Test for DQS - Test Method of Implementation

V<sub>IL(DC)</sub> - Maximum DC Input Logic Low for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window is lower than the conformance maximum limits of the  $V_{IL(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{RFF}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 47 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	-
Table 48	Input DC Logic Level (DDR2-1066)				
Symbol	Parameter	Min	Max	Units	Notes

#### Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

The low level voltage of DQS shall be less than or equal to the maximum  $V_{|||(DC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation).
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe negative pulse in the said burst. A valid Strobe negative pulse starts at V<sub>ref</sub> crossing at valid Strobe falling edge (See notes on threshold) and end at V<sub>ref</sub> crossing at following valid Strobe rising edge (See notes on threshold).
- 4 For valid Strobe negative pulse #1, zoom on the pulse so that it appears on oscilloscope main screen and perform  $V_{BASE}$  measurement. Take result from  $V_{BASE}$  measurement as  $V_{IL(DC)}$  value.
- 5 Continue previous step with the rest of found valid Strobe negative pulse in the burst.
- 6 Determine the worst result from the set of  $V_{II (DC)}$  measured.

## $V_{II\,(DC)}$ Test for Address, Control - Test Method of Implementation

 $V_{\text{IL}(DC)}$  - Maximum DC Input Logic Low for Address, Control.

The purpose of this test is to verify that the mode of histogram of the low level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{IL(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{REF}$ .

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

- · Address Signal OR
- · Control Signal OR
- · Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 49 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	-

### Table 50 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	-

### Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

The mode value for the histogram for the low level voltage shall be less than or equal to the maximum  $V_{\text{IL}(DC)}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at  $V_{REF}$  crossing at valid falling edge and end at  $V_{REF}$  crossing at the following rising valid edge (See notes on threshold).
- 3 Zoom in on the first valid negative pulse and perform  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement results as  $V_{IL(DC)}$  value.
- 4 Continue the previous step with another nine valid negative pulses.
- 5 Determine the worst result from the set of  $V_{\text{IL}(DC)}$  measured.

## Slew<sub>R</sub> Test for DQ, DM, DQS - Test Method of Implementation

Slew<sub>R</sub> - Input Signal Minimum Slew Rate (Rising) for DQ, DM, DQS.

The purpose of this test is to verify that the rising slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- · Data Strobe Signal (supported by Data Signal) OR
- · Data Mask Signal (supported by Data Strobe Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin Data Strobe Signals if PUT is DQ,DM. Else Data Signals if PUT is DQS

Test Definition Notes from the Specification

Table 51 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Figure 73 — AC input test signal waveform

JEDEC Standard No. 79-2E





Table 52 AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3



### Test References

See Table 21 - AC Input Test Conditions in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

### **PASS Condition**

The calculated Rising Slew value of the test signal should be greater than or equal to the SLEW value.

### Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid DQ/DM/DQS rising edges in the burst. A valid rising edge starts at  $V_{IL(AC)}$  crossing and ends at the following  $V_{IH(AC)}$  crossing.
- For all valid rising edges, find the transition time, delta TR, which is the time starting at  $V_{REF}$  crossing and ending at the following  $V_{IH(AC)}$  crossing.
- 5 Calculate the Rising Slew:

$$RisingSlew = \frac{V_{IH(AC)}min - V_{REF}}{\Delta TR}$$

6 Determine the worst result from the set of Slew<sub>R</sub> measured.

## Slew<sub>R</sub> Test for Address, Control, Clock - Test Method of Implementation

Slew<sub>R</sub> - Input Signal Minimum Slew Rate (Rising) for Address, Control, Clock.

The purpose of this test is to verify that the rising slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

- · Address Signal OR
- · Control Signal OR
- · Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 53 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Figure 73 — AC input test signal waveform

JEDEC Standard No. 79-2E





Table 54 AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3



### Test References

See Table 21 - AC Input Test Conditions in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

### **PASS Condition**

The calculated Rising Slew value of the test signal should be greater than or equal to the SLEW value.

### Measurement Algorithm

- 1 Acquire the signal.
- 2 Find all valid rising edges in the whole acquisition. A valid rising edge starts at  $V_{IL(AC)}$  crossing and ends at the following  $V_{IH(AC)}$  crossing.
- 3 For all valid rising edges, find the transition time, delta TR, which is the time starting at  $V_{REF}$  crossing and ending at the following  $V_{IH(AC)}$  crossing.
- 4 Calculate the Rising Slew:

$$RisingSlew = \frac{V_{IH(AC)}min - V_{REF}}{\Delta TR}$$

 $\,\,$  Determine the worst result from the set of Slew  $_{R}$  measured.

## Slew<sub>F</sub> Test for DQ, DM, DQS - Test Method of Implementation

Slew<sub>F</sub> - Input Signal Minimum Slew Rate (Falling) for DQ, DM, DQS.

The purpose of this test is to verify that the falling slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- · Data Strobe Signal (supported by Data Signal) OR
- · Data Mask Signal (supported by Data Strobe Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin Data Strobe Signals if PUT is DQ,DM. Else Data Signals if PUT is DQS

Test Definition Notes from the Specification

Table 55 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Figure 73 — AC input test signal waveform

JEDEC Standard No. 79-2E





Table 56 AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3



### Test References

See Table 21 - AC Input Test Conditions in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

### **PASS Condition**

The calculated Falling Slew value for the test signal should be greater than or equal to the SLEW value.

### Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation.).
- 2 Take the first valid WRITE burst found.
- 3 Find all valid DQ/DM/DQS falling edges in the burst. A valid falling edge starts at  $V_{IH(AC)}$  crossing and ends at the following  $V_{IL(AC)}$  crossing.
- 4 For all valid falling edges, find the transition time, delta TR, which is time starting at  $V_{REF}$  crossing and ending at the following  $V_{IL(AC)}$  crossing.
- 5 Calculate the Falling Slew:

$$FallingSlew = \frac{V_{REF} - V_{IL(AC)} max}{\Delta TF}$$

6 Determine the worst result from the set of Slew<sub>F</sub> measured.

## Slew<sub>F</sub> Test for Address, Control, Clock - Test Method of Implementation

Slew<sub>F</sub> - Input Signal Minimum Slew Rate (Falling) for Address, Control, Clock.

The purpose of this test is to verify that the falling slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

- · Address Signal OR
- · Control Signal OR
- · Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 57 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Figure 73 — AC input test signal waveform







Table 58 AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3



### Test References

See Table 21 - AC Input Test Conditions in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

### **PASS Condition**

The calculated Falling Slew value for the test signal should be greater than or equal to the SLEW value.

### Measurement Algorithm

- 1 Acquire the signal.
- 2 Find all valid falling edges in the whole acquisition. A valid falling edge starts at  $V_{IH(AC)}$  crossing and ends at the following  $V_{IL(AC)}$  crossing.
- 3 For all valid rising edges, find the transition time, delta TR, which is the time starting at  $V_{REF}$  crossing and ending at the following  $V_{IL(AC)}$  crossing.
- 4 Calculate the Falling Slew:

$$FallingSlew = \frac{V_{REF} - V_{IL(AC)} max}{\Delta TF}$$

5 Determine the worst result from the set of Slew<sub>F</sub> measured.

## SRQseR (40ohm) - Test Method of Implementation

AC Output Parameter Tests can be divided into eight sub tests:

- · SRQseR(40ohm) test
- SRQseF(40ohm) test
- · SRQseR(60ohm) test
- · SRQseF(60ohm) test
- V<sub>OH(AC)</sub> test
- V<sub>OH(DC)</sub> test
- V<sub>OL(AC)</sub> test
- V<sub>OL(DC)</sub> test

SRQseR (40ohm) - Single-ended Output Rising Slew Rate (40ohms).

The purpose of this test is to verify that the single-ended rising slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 59 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	_
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQse	1.5	3.5	V/ns

#### Test References

See Table 85 - Output Slew Rate (single-ended) in the JESD209-2B.

### **PASS Condition**

The worst measured SRQseR shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal rising edges in this burst. A valid signal rising edge starts at the  $V_{OL(AC)}$  crossing and ends at the following  $V_{OH(AC)}$  crossing.
- 4 For all valid signal rising edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OL(AC)}$  crossing and ends at the following  $V_{OH(AC)}$  crossing. Then calculate  $SRQseR = [V_{OH(AC)} V_{OL(AC)}]/T_R$ .
- 5 Determine the worst result from the set of SRQseR measured.

## SRQseF (40ohm) - Test Method of Implementation

SRQseF (40ohm) - Single-ended Output Falling Slew Rate (40ohms).

The purpose of this test is to verify that the single-ended falling slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal) OR
- · Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

Test Definition Notes from the Specification

Table 60 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQse	1.5	3.5	V/ns

### Test References

See Table 85- Output Slew Rate (single-ended) in the JESD209-2B.

### **PASS Condition**

The worst measured SRQseF shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal falling edges in this burst. A valid signal falling edge starts at the  $V_{OH(AC)}$  crossing and ends at the following  $V_{OL(AC)}$  crossing.
- 4 For all valid signal falling edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OH(AC)}$  crossing and ends at the following  $V_{OL(AC)}$  crossing. Then calculate  $SRQseF = [V_{OH(AC)} V_{OL(AC)}]/T_R$ .
- 5 Determine the worst result from the set of SRQseF measured.

### SRQseR (60ohm) - Test Method of Implementation

SRQseR (60ohm) - Single-ended Output Rising Slew Rate (60ohms).

The purpose of this test is to verify that the single-ended rising slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal) OR
- · Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

Test Definition Notes from the Specification

Table 61 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066	to LPDDR2-200	Units
	•	Min	Max	
Single-ended Output Slew Rate (RON = 60ohms +/- 30%)	SRQse	1.0	2.5	V/ns

#### Test References

See Table 85- Output Slew Rate (single-ended) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQseR shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal rising edges in this burst. A valid signal rising edge starts at the  $V_{OL(AC)}$  crossing and ends at the following  $V_{OH(AC)}$  crossing.
- 4 For all valid signal rising edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OL(AC)}$  crossing and ends at the following  $V_{OH(AC)}$  crossing. Then calculate  $SRQseR = [V_{OH(AC)} V_{OL(AC)}]/T_R$ .
- 5 Determine the worst result from the set of SRQseR measured.

## SRQseF (60ohm) - Test Method of Implementation

SRQseF (60ohm) - Single-ended Output Falling Slew Rate (60ohms).

The purpose of this test is to verify that the single-ended falling slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal) OR
- · Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

Test Definition Notes from the Specification

Table 62 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066	to LPDDR2-200	Units
	•	Min	Max	
Single-ended Output Slew Rate (RON = 60ohms +/- 30%)	SRQse	1.0	2.5	V/ns

#### Test References

See Table 85- Output Slew Rate (single-ended) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQseF shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal falling edges in this burst. A valid signal falling edge starts at the  $V_{OH(AC)}$  crossing and ends at the following  $V_{OL(AC)}$  crossing.
- 4 For all valid signal falling edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OH(AC)}$  crossing and ends at the following  $V_{OL(AC)}$  crossing. Then calculate  $SRQseF = [V_{OH(AC)} V_{OL(AC)}]/T_R$ .
- 5 Determine the worst result from the set of SRQseF measured.

# V<sub>OH(AC)</sub> - Test Method of Implementation

V<sub>OH(AC)</sub> - Single-ended AC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{OH(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

Test Definition Notes from the Specification

Table 63 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OH(AC)</sub>	AC output high measurement level (for output slew rate)	V <sub>REFDQ</sub> + 0.12	V	

#### Test References

See Table 82 - Single-ended AC and DC Output Levels in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>OH(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal positive pulses in this burst. A valid signal positive pulse starts at the  $V_{REF}$  crossing on a valid signal rising edge and ends at the  $V_{REF}$  crossing on the following valid signal falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement result as the  $V_{OH(AC)}$  value.
- 5 Continue the previous step for the rest of the valid signal positive pulses that were found in the burst
- 6 Determine the worst result from the set of V<sub>OH(AC)</sub> measured.

# V<sub>OH(DC)</sub> - Test Method of Implementation

V<sub>OH(DC)</sub> - Single-ended DC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{OH(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

Test Definition Notes from the Specification

Table 64 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OH(DC)</sub>	DC output high measurement level (for IV curve linearity)	0.9 x V <sub>DDQ</sub>	V	1

#### Test References

See Table 82 - Single-ended AC and DC Output Levels in the JESD209-2B.

#### **PASS Condition**

The worst measured  $V_{OH(DC)}$  shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal positive pulses in this burst. A valid signal positive pulse starts at the V<sub>REF</sub> crossing on a valid signal rising edge and ends at the V<sub>REF</sub> crossing on the following valid signal falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement result as the  $V_{OH(DC)}$  value.
- 5 Continue the previous step for the rest of the valid signal positive pulses that were found in the burst
- 6 Determine the worst result from the set of V<sub>OH(DC)</sub> measured.

# V<sub>OL(AC)</sub> - Test Method of Implementation

V<sub>OL(AC)</sub> - Single-ended AC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{OL(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

Test Definition Notes from the Specification

#### Table 65 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OL(AC)</sub>	AC output low measurement level (for output slew rate)	V <sub>REFDQ</sub> - 0.12	V	

#### Test References

See Table 82 - Output Slew Rate (single-ended) in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>OL(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal negative pulses in this burst. A valid signal negative pulse starts at the V<sub>REF</sub> crossing on a valid signal falling edge and ends at the V<sub>REF</sub> crossing on the following valid signal rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement result as the  $V_{OL(AC)}$  value.
- 5 Continue the previous step for the rest of the valid signal negative pulses that were found in the burst
- 6 Determine the worst result from the set of V<sub>OI (AC)</sub> measured.

# V<sub>OL(DC)</sub> - Test Method of Implementation

V<sub>OH(DC)</sub> - Single-ended DC Output Logic High Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{OL(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

Test Definition Notes from the Specification

Table 66 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OH(DC)</sub>	DC output low measurement level (for IV curve linearity)	$0.1 \times V_{DDQ}$	V	2

#### Test References

See Table 82 - Output Slew Rate (single-ended) in the JESD209-2B.

#### **PASS Condition**

The worst measured  $V_{OL(DC)}$  shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal negative pulses in this burst. A valid signal negative pulse starts at the V<sub>REF</sub> crossing on a valid signal falling edge and ends at the V<sub>REF</sub> crossing on the following valid signal rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement result as the  $V_{OL(DC)}$  value.
- 5 Continue the previous step for the rest of the valid signal negative pulses that were found in the burst
- 6 Determine the worst result from the set of  $V_{OL(DC)}$  measured.

# Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# 5 Single-Ended Signals V<sub>IH</sub>/V<sub>IL</sub> (Address, Control) Tests

Probing for Single-Ended Signals VIH/VIL (Address, Control) Tests / 100

VIHCA(AC) - Test Method of Implementation / 102

VIHCA(DC) - Test Method of Implementation / 104

VILCA(AC) - Test Method of Implementation / 105

VILCA(DC) - Test Method of Implementation / 106

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



## Probing for Single-Ended Signals V<sub>IH</sub>/V<sub>II</sub> (Address, Control) Tests

When performing the Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) tests may look similar to the following diagram. Refer to the Connection tab in DDR2 Electrical Performance Compliance application for the exact number of probe connections.




Figure 10 Probing for Single-Ended Signals V<sub>IH</sub>/V<sub>II</sub> (Address, Control) Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 10 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.

- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- Select the Speed Grade options. For the Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 11 Selecting Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>IHCA(AC)</sub> - Test Method of Implementation

V<sub>IH</sub> Input Logic HIGH (Address, Control) test can be divided into two subtests:

- V<sub>IHCA(AC)</sub> test
- · V<sub>IHCA(DC)</sub> test

V<sub>IHCA(AC)</sub> - AC Input Logic HIGH (Address, Control).

The purpose of this test is to verify that the histogram mode high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{IHCA(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{RFF}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above.

Test Definition Notes from the Specification

Table 67 Single-ended AC and DC Input Levels for CA and CS\_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max	_	
V <sub>IHCA(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.220	Note 2	V <sub>REF</sub> + 0.300	Note 2	V	1, 2

#### Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS\_n Inputs in the JESD209-2B.

#### **PASS Condition**

The mode value for the high level voltage must be greater than or equal to the minimum  $V_{\text{IHCA(AC)}}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at  $V_{REF}$  crossing at valid rising edge and end at  $V_{REF}$  crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement results as  $V_{IHCA(AC)}$  value.
- 4 Continue the previous step with another nine valid positive pulses.
- 5 Determine the worst result from the set of  $V_{IHCA(AC)}$  measured.

# V<sub>IHCA(DC)</sub> - Test Method of Implementation

V<sub>IHCA(DC)</sub> - DC Input Logic HIGH (Address, Control).

The purpose of this test is to verify that the histogram mode high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{IHCA(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{RFF}$ .

The value of  $V_{DDCA}$  (which directly affects the conformance lower limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDCA}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Command/Address Signals
- · Chip Select Signals

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above.

Test Definition Notes from the Specification

Table 68 Single-ended AC and DC Input Levels for CA and CS\_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max	_	
V <sub>IHCA(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.130	V <sub>DDCA</sub>	V <sub>REF</sub> + 0.200	V <sub>DDCA</sub>	V	1

#### Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS\_n Inputs in the JESD209-2B.

#### **PASS Condition**

The mode value for the high level voltage must be greater than or equal to the minimum  $V_{IHCA(DC)}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at  $V_{REF}$  crossing at valid rising edge and end at  $V_{REF}$  crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement results as  $V_{IHCA(DC)}$  value.
- 4 Continue the previous step with another nine valid positive pulses.
- 5 Determine the worst result from the set of  $V_{IHCA(DC)}$  measured.

# V<sub>ILCA(AC)</sub> - Test Method of Implementation

V<sub>II</sub> Input Logic Low (Address, Control) test can be divided into two subtests:

- V<sub>ILCA(AC)</sub> test
- V<sub>ILCA(DC)</sub> test

V<sub>II CA(AC)</sub> - AC Input Logic Low (Address, Control).

The purpose of this test is to verify that the histogram mode low level voltage value of the test signal within a valid sampling window is lower than the conformance lower limits of the  $V_{ILCA(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{RFF}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Command/Address Signals
- · Chip Select Signals

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above.

Test Definition Notes from the Specification

Table 69 Single-ended AC and DC Input Levels for CA and CS\_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max	_	
V <sub>ILCA(AC)</sub>	AC input logic LOW	Note 2	V <sub>REF</sub> - 0.220	Note 2	V <sub>REF</sub> - 0.300	V	1, 2

#### Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS\_n Inputs in the *JESD209-2B*.

#### **PASS Condition**

The mode value for the low level voltage must be less than or equal to the minimum  $V_{II,CA(AC)}$  value.

- 1 Obtain sample or acquire signal data.
- Find all valid negative pulses. A valid negative pulse starts at  $V_{REF}$  crossing at valid falling edge and end at  $V_{REF}$  crossing at the following valid rising edge (See notes on threshold).
- 3 Zoom in on the first valid negative pulse and perform  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement results as  $V_{ILCA(AC)}$  value.
- 4 Continue the previous step with another nine valid negative pulses.
- 5 Determine the worst result from the set of  $V_{ILCA(AC)}$  measured.

# V<sub>ILCA(DC)</sub> - Test Method of Implementation

V<sub>ILCA(DC)</sub> - DC Input Logic Low (Address, Control).

The purpose of this test is to verify that the histogram mode low level voltage value of the test signal within a valid sampling window is lower than the conformance lower limits of the  $V_{ILCA(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{RFF}$ .

The value of  $V_{SSCA}$  (which directly affects the conformance lower limit) is set to 0V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{SSCA}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Command/Address Signals
- · Chip Select Signals

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above.

Test Definition Notes from the Specification

Table 70 Single-ended AC and DC Input Levels for CA and CS\_n Inputs

Symbol	Parameter	LPDDR2-10	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Notes
		Min	Max	Min	Max	_	
V <sub>ILCA(DC)</sub>	DC input logic LOW	V <sub>SSCA</sub>	V <sub>REF</sub> - 0.130	V <sub>SSCA</sub>	V <sub>REF</sub> - 0.200	V	1

#### Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS\_n Inputs in the JESD209-2B.

#### **PASS Condition**

The mode value for the histogram of the low level voltage must be less than or equal to the maximum  $V_{ILCA(DC)}$  value.

- 1 Obtain sample or acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at V<sub>REF</sub> crossing at valid falling edge and end at V<sub>REF</sub> crossing at the following valid rising edge (See notes on threshold).
- 3 Zoom in on the first valid negative pulse and perform  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement results as  $V_{II\,CA(DC)}$  value.
- 4 Continue the previous step with another nine valid negative pulses.
- 5 Determine the worst result from the set of  $V_{ILCA(DC)}$  measured.

# Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# 6 Single-Ended Signals V<sub>IH</sub>/V<sub>IL</sub> (Data, Mask) Tests

Probing for Single-Ended Signals VIH/VIL (Data, Mask) Tests / 108 VIHDQ(AC) - Test Method of Implementation / 110 VIHDQ(DC) - Test Method of Implementation / 112 VILDQ(AC) - Test Method of Implementation / 114 VILDQ(DC) - Test Method of Implementation / 116

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



# Probing for Single-Ended Signals $V_{IH}/V_{IL}$ (Data, Mask) Tests

When performing the Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) tests may look similar to the following diagram. Refer to the Connection tab in DDR2 Electrical Performance Compliance application for the exact number of probe connections.




Figure 12 Probing for Single-Ended Signals V<sub>IH</sub>/V<sub>II</sub> (Data Mask) Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 12 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.

- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- Select the Speed Grade options. For the Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 13 Selecting Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>IHDQ(AC)</sub> - Test Method of Implementation

V<sub>IH</sub> Input Logic HIGH (Data, Mask) test can be divided into two subtests:

- V<sub>IHDQ(AC)</sub> test
- · V<sub>IHDQ(DC)</sub> test

V<sub>IHDQ(AC)</sub> - AC Input Logic HIGH (Data, Mask).

The purpose of this test is to verify that the voltage level of the test signal at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint is greater than the conformance lower limits of the  $V_{IHDO(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{RFF}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above.
- Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

Table 71 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Notes
		Min	Max	Min	Max	_	
V <sub>IHDQ(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.220	Note 2	V <sub>REF</sub> + 0.300	Note 2	V	1, 2, 5

#### Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the JESD209-2B.

#### **PASS Condition**

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint for the high level voltage shall be greater than or equal to the minimum  $V_{IHDQ(AC)}$  value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross OV.
- Calculate the time where the test result is taken. Calculation is expressed as:
   T<sub>TESTRESULT</sub> = T<sub>DQS MIDPOINT</sub> tDS.
   (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade).
- 6 Take voltage level of DQ signal at  $T_{TESTRESULT}$  as the test result for  $V_{IHDQ(AC)}$ .
- 7 Collect all V<sub>IHDQ(AC)</sub>.
- 8 Determine the worst result from the set of  $V_{\text{IHDQ(AC)}}$  measured.

# V<sub>IHDQ(DC)</sub> - Test Method of Implementation

V<sub>IHDQ(DC)</sub> - DC Input Logic HIGH (Data, Mask).

The purpose of this test is to verify that the histogram min high level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{IHDQ(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{RFF}$ .

The value of  $V_{DDQ}$  (which directly affects the conformance lower limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above.
- · Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

Table 72 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-10	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		
		Min	Max	Min	Max	_	
V <sub>IHDQ(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.130	$V_{DDQ}$	V <sub>REF</sub> + 0.200	$V_{\mathrm{DDQ}}$	٧	1

#### Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the JESD209-2B.

#### **PASS Condition**

The minimum value of the test signal from tDS before the DQS midpoint to tDH after the DQS midpoint for the high level voltage shall be greater than or equal to the minimum  $V_{\text{IHDQ(DC)}}$  value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and  $V_{RFF}$  is for single ended DQS.)
- 5 Set up histogram function settings.
  - Ax: X- time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
  - Bx: X- time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
  - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
  - By: Y- position at the V<sub>RFF</sub> voltage level.
- 6 Take the 'Min' value of the histogram as the test result for  $V_{IHDQ(DC)}$ .
- 7 Collect all V<sub>IHDQ(DC)</sub>.
- 8 Determine the worst result from the set of  $V_{\text{IHDQ(DC)}}$  measured.

# V<sub>ILDQ(AC)</sub> - Test Method of Implementation

V<sub>II</sub> Input Logic Low (Data, Mask) test can be divided into two subtests:

- V<sub>ILDQ(AC)</sub> test
- V<sub>ILDQ(DC)</sub> test

V<sub>ILDQ(AC)</sub> - AC Input Logic Low (Data, Mask).

The purpose of this test is to verify that the voltage level of the test signal at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint is lower than the conformance lower limits of the  $V_{\rm ILDO(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{RFF}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above.
- Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

Table 73 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Notes
		Min	Max	Min	Max	_	
V <sub>ILDQ(AC)</sub>	AC input logic LOW	Note 2	V <sub>REF</sub> - 0.220	Note 2	V <sub>REF</sub> - 0.300	٧	1, 2, 5

#### Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the JESD209-2B.

#### **PASS Condition**

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint for the low level voltage shall be less than or equal to the maximum  $V_{\rm ILDQ(AC)}$  value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross  $V_{IL(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and  $V_{RFF}$  is for single ended DQS.).
- Calculate the time where the test result is taken. Calculation is expressed as:
   T<sub>TESTRESULT</sub> = T<sub>DQS MIDPOINT</sub> tDS.
   (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade).
- 6 Take voltage level of DQ signal at  $T_{TESTRESULT}$  as the test result for  $V_{ILDQ(AC)}$ .
- 7 Collect all V<sub>ILDQ(AC)</sub>.
- 8 Determine the worst result from the set of  $V_{ILDQ(AC)}$  measured.

# V<sub>ILDQ(DC)</sub> - Test Method of Implementation

V<sub>ILDQ(DC)</sub> - DC Input Logic Low (Data, Mask).

The purpose of this test is to verify that the histogram max low level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{\text{ILDQ(DC)}}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{RFF}$ .

The value of  $V_{SSQ}$  (which directly affects the conformance lower limit) is set to OV for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{SSQ}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above.
- · Supporting Pin Data Strobe Signals

Test Definition Notes from the Specification

Table 74 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066	to LPDDR2-466	LPDDR2-4	Units	Notes	
		Min	Max	Min	Max	_	
V <sub>ILDQ(DC)</sub>	DC input logic LOW	$V_{SSQ}$	V <sub>REF</sub> - 0.130	V <sub>SSQ</sub>	V <sub>REF</sub> - 0.200	V	1

#### Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the JESD209-2B.

#### **PASS Condition**

The maximum value of the test signal from tDS before the DQS midpoint to tDH after the DQS midpoint for the low level voltage shall be less than or equal to the maximum  $V_{\text{ILDQ(DC)}}$  value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{IL(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and  $V_{RFF}$  is for single ended DQS.)
- 5 Set up histogram function settings.
  - Ax: X- time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
  - Bx: X- time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
  - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
  - By: Y- position at the V<sub>RFF</sub> voltage level.
- 6 Take the 'Max' value of the histogram as the test result for  $V_{ILDQ(DC)}$ .
- 7 Collect all V<sub>ILDQ(DC)</sub>.
- 8 Determine the worst result from the set of  $V_{\text{ILDQ(DC)}}$  measured.

Single-Ended Signals VIH/VIL (Data, Mask) Tests

Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# 7 Single-Ended Signals AC Parameters Tests for Strobe Signals

Probing for Single-Ended Signals AC parameter tests for Strobe Signals / 120 VSEH(AC) (strobe) - Test Method of Implementation / 122 VSEL(AC) (strobe) - Test Method of Implementation / 124

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals AC parameter tests for Strobe Signals using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



#### 7

# Probing for Single-Ended Signals AC parameter tests for Strobe Signals

When performing the Single-Ended Signals AC parameter tests for Strobe Signals, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals AC parameter tests for Strobe Signals may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 14 Probing for Single-Ended Signals AC parameter tests for Strobe Signals with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 14 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.

- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the Single-Ended Signals AC parameter tests for Strobe Signals, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 15 Selecting Single-Ended Signals AC parameter tests for Strobe Signals

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>SEH(AC)</sub> (strobe) - Test Method of Implementation

Single-ended Signal Tests for Strobe Tests can be divided into two subtests:

- · V<sub>SEH(AC)</sub> test
- V<sub>SEL(AC)</sub> test

V<sub>SEH(AC)</sub> - Single- ended High Level Voltage.

The purpose of this test is to verify that the maximum high pulse voltage must be within the conformance limit of the  $V_{SEH(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

· Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 75 LPDDR2 Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max	_	
V <sub>SEH(AC)</sub>	Single-ended high level for strobes	(V <sub>DDQ</sub> /2) + 0.220	Note 3	(V <sub>DDQ</sub> /2) + 0.300	Note 3	V	1, 2

Test References

See Table 79 - Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c in the JESD209-2B.

#### **PASS Condition**

The worst measured  $V_{SEH(AC)}$  shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid strobe positive pulses in this burst. A valid strobe positive pulse starts at the V<sub>REF</sub> crossing on a valid strobe rising edge and ends at the V<sub>REF</sub> crossing on the following valid strobe falling edge.
- 4 For the first valid strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform  $T_{MAX}$ . Then perform  $V_{TIME}$  at the found  $T_{MAX}$  to get the maximum voltage of the pulse. Take the  $V_{TIME}$  measurement result as the  $V_{SEH(AC)}$  value.
- 5 Continue the previous step for the rest of the valid strobe positive pulses that were found in the burst.
- 6 Determine the worst result from the set of  $V_{SEH(AC)}$  measured.

# V<sub>SEL(AC)</sub> (strobe) - Test Method of Implementation

V<sub>SEL(AC)</sub> - Single- ended Low Level Voltage.

The purpose of this test is to verify that the minimum low pulse voltage must be within the conformance limit of the  $V_{SFL(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

· Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 76 LPDDR2 Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c

Symbol	Parameter	LPDDR2-	LPDDR2-1066 to LPDDR2-466		-400 to LPDDR2-200	Units	Notes
		Min	Max	Min	Мах	_	
V <sub>SEL(AC)</sub>	Single-ended low level for strobes	Note 3	(V <sub>DDQ</sub> /2) - 0.220	Note 3	(V <sub>DDQ</sub> /2) - 0.300	V	1, 2

#### Test References

See Table 79 - Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>SFL(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid strobe negative pulses in this burst. A valid strobe negative pulse starts at the V<sub>REF</sub> crossing on a valid strobe falling edge and ends at the V<sub>REF</sub> crossing on the following valid strobe rising edge.
- 4 For the first valid strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform  $T_{MIN}$ . Then perform  $V_{TIME}$  at the found  $T_{MIN}$  to get the minimum voltage of the pulse. Take the  $V_{TIME}$  measurement result as the  $V_{SEL(AC)}$  value.
- 5 Continue the previous step for the rest of the valid strobe negative pulses that were found in the burst
- 6 Determine the worst result from the set of V<sub>SFL(AC)</sub> measured.

Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# 8 Single-Ended Signals AC Parameters Tests for Clock

Probing for Single-Ended Signals AC parameter tests for Clock / 126
VSEH(AC) (clock) - Test Method of Implementation / 128
VSEL(AC) (clock) - Test Method of Implementation / 130
VIHCKE Test - Input Logic High (Clock Enable) - Test Method of Implementation / 131
VILCKE Test - Input Logic Low (Clock Enable) - Test Method of Implementation / 132

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals AC parameter tests for Clock using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



# Probing for Single-Ended Signals AC parameter tests for Clock

When performing the Single-Ended Signals AC parameter tests for Clocks, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals AC parameter tests for Clocks may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 16 Probing for Single-Ended Signals AC parameter tests for Clocks with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 16 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.

- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the Single-Ended Signals AC parameter tests for Clocks, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 17 Selecting Single-Ended Signals AC parameter tests for Clocks

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>SEH(AC)</sub> (clock) - Test Method of Implementation

Single-ended Signal Tests for Clock Tests can be divided into two subtests:

- · V<sub>SEH(AC)</sub> test
- V<sub>SEL(AC)</sub> test

V<sub>SFH(AC)</sub> - Single- ended High Level Voltage.

The purpose of this test is to verify that the maximum high pulse voltage must be within the conformance limit of the  $V_{SEH(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDCA}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDCA}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:
Clock Signals

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 77 LPDDR2 Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c

Symbol	Parameter	LPDDR2-1066 to L	.PDDR2-466	LPDDR2-400 to LP	Units	Notes	
		Min	Max	Min	Max	_	
V <sub>SEH(AC)</sub>	Single-ended high level for CK_t, CK_c	(V <sub>DDCA</sub> /2) + 0.220	Note 3	(V <sub>DDCA</sub> /2) + 0.300	Note 3	٧	1, 2

Test References

See Table 79 - Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c in the JESD209-2B.

#### **PASS** Condition

The worst measured  $V_{SEH(AC)}$  shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock positive pulses in the entire waveform. A valid Clock positive pulse starts at the V<sub>REF</sub> crossing on a valid Clock rising edge and ends at the V<sub>REF</sub> crossing on the following valid Clock falling edge.
- 4 For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform  $T_{MAX}$ . Then perform  $V_{TIME}$  at the found  $T_{MAX}$  to get the maximum voltage of the pulse. Take the  $V_{TIME}$  measurement result as the  $V_{SEH(AC)}$  value.
- 5 Continue the previous step for the rest of the valid Clock positive pulses that were found in the waveform.
- 6 Determine the worst result from the set of  $V_{\text{SEH(AC)}}$  measured.

# V<sub>SEL(AC)</sub> (clock) - Test Method of Implementation

V<sub>SEL(AC)</sub> - Single- ended Low Level Voltage.

The purpose of this test is to verify that the minimum low pulse voltage must be within the conformance limit of the  $V_{SFL(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDCA}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDCA}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

Clock Signals

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 78 LPDDR2 Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-	400 to LPDDR2-200	Units	Notes
		Min	Max	Min	Max	-	
V <sub>SEL(AC)</sub>	Single-ended low level for CK_t, CK_c	Note 3	(V <sub>DDCA</sub> /2) - 0.220	Note 3	(V <sub>DDCA</sub> /2) - 0.300	V	1, 2

#### Test References

See Table 79 - Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c in the JESD209-2B.

#### **PASS Condition**

The worst measured  $V_{SEL(AC)}$  shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock negative pulses in the entire waveform. A valid Clock negative pulse starts at the V<sub>REF</sub> crossing on a valid Clock falling edge and ends at the V<sub>REF</sub> crossing on the following valid Clock rising edge.
- 4 For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform T<sub>MIN</sub>. Then perform V<sub>TIME</sub> at the found T<sub>MIN</sub> to get the minimum voltage of the pulse. Take the V<sub>TIME</sub> measurement result as the V<sub>SEI (AC)</sub> value.
- 5 Continue the previous step for the rest of the valid Clock negative pulses that were found in the waveform.
- 6 Determine the worst result from the set of V<sub>SFL(AC)</sub> measured.

# V<sub>IHCKE</sub> Test - Input Logic High (Clock Enable) - Test Method of Implementation

The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{IHCKE}$  value specified in the JEDEC specification.

The value of  $V_{DDCA}$  which directly affect the conformance lower limit is set to 1.2V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of  $V_{DDCA}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: NO

Signal(s) of Interest:
Clock Enable Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any of the signal of interest defined above

Test Definition Notes from the Specification

Table 79 LPDDR2 Single-ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IHCKE</sub>	CKE Input High Level	0.8 * V <sub>DDCA</sub>	Note 1	V	1

#### Test References

See Table 75 - Single-ended AC and DC Input Levels for CKE in the JESD209-2B.

#### **PASS Condition**

The mode value for the high level voltage shall be greater than or equal to the minimum  $V_{\text{IHCKE}}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at  $V_{REF}$  crossing at valid rising edge and end at  $V_{REF}$  crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement results as  $V_{IHCKF}$  value.
- 4 Continue the previous step with another 9 valid positive pulses.
- 5 Determine the worst result from the set of V<sub>IHCKE</sub> measured.

# VII CKF Test - Input Logic Low (Clock Enable) - Test Method of Implementation

The purpose of this test is to verify that the mode of histogram of the low level voltage value of the test signal within a valid sampling window is lower than the conformance maximum limits of the  $V_{ILCKE}$  value specified in the JEDEC specification.

The value of  $V_{DDCA}$  which directly affect the conformance maximum limit is set to 1.2V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of  $V_{DDCA}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: NO

Signal(s) of Interest:
Clock Enable Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any of the signal of interest defined above

Test Definition Notes from the Specification

Table 80 LPDDR2 Single-ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Units	Notes
V <sub>ILCKE</sub>	CKE Input Low Level	Note 1	0.2 * V <sub>DDCA</sub>	V	1

#### Test References

See Table 75 - Single-ended AC and DC Input Levels for CKE in the JESD209-2B.

#### **PASS Condition**

The mode value for the low level voltage shall be less than or equal to the minimum  $V_{II,CKF}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at  $V_{REF}$  crossing at valid falling edge and end at  $V_{REF}$  crossing at the following rising valid edge (See notes on threshold).
- 3 Zoom in on the first valid negative pulse and perform  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement results as  $V_{ILCKE}$  value.
- 4 Continue the previous step with another 9 valid positive pulses.
- 5 Determine the worst result from the set of  $V_{II\,CKF}$  measured.

Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# 9 Single-Ended Signals Overshoot/Undershoot Tests

Probing for Overshoot/Undershoot Tests / 134 AC Overshoot Test Method of Implementation / 136 AC Undershoot Test Method of Implementation / 139

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals Overshoot/Undershoot tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



## Probing for Overshoot/Undershoot Tests

When performing the Single-Ended Signals Overshoot/Undershoot tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections as shown in the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 18 Probing for Single-Ended Signals Overshoot/Undershoot Tests

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channel shown in Figure 18 is just an example).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Single-Ended Signals Overshoot/Undershoot tests, you can select any speed grade within the selection. To select one of the LPDDR2 speed grades, check the Low Power box.

- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 19 Selecting Single-Ended Signals Overshoot/Undershoot Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

## AC Overshoot Test Method of Implementation

The Overshoot test can be divided into two sub-tests: Overshoot amplitude and overshoot area.

The purpose of this test is to verify that the overshoot value of the test signal within a user-specific region is lower than or equal to the conformance limit of the maximum peak amplitude allowed for overshoot test as specified in the JEDEC specification.

When there is an overshoot, the overshoot area is calculated based on the overshoot width. The overshoot area should be lower than or equal to the conformance limit of the maximum overshoot area allowed as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- · Data Signal OR
- Data Strobe Signal OR
- · Address Signal OR
- · Control Signal OR
- · Data Mask Control Signal OR
- · Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

#### Table 81 AC Overshoot Specification for Address and Control Pin


#### A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT

Parameter	Specification			
	DDR2-400	DDR2-533	DDR2-667	DDR2-800
Maximum peak amplitude allowed for overshoot area	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V
Maximum overshoot area above V <sub>DD</sub>	1.33 V-ns	1.0 V-ns	0.8 V-ns	0.66 V-ns

#### Table 82 AC Overshoot Specification for Clock, Data, Strobe and Mask Pins

#### DQ, (U/L/R)DQS, (U/L/R)DQS, DM, CK, CK

Parameter	Specification			
	DDR2-400	DDR2-533	DDR2-667	DDR2-800
Maximum peak amplitude allowed for overshoot area	0.5 V	0.5 V	0.5 V	0.5 V
Maximum overshoot area above V <sub>DDQ</sub>	0.38 V-ns	0.28 V-ns	0.23 V-ns	0.23 V-ns






Figure 75 — AC overshoot and undershoot definition for address and control pins

Figure 76 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

Table 83 AC Overshoot Specification for Address and Control Pins (DDR2-1066)


# A0-A15, BA0-BA2, $\overline{\text{CS}}$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , CKE, ODT

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for overshoot area	0.5(0.9) <sup>1</sup> V
Maximum overshoot area above V <sub>DD</sub>	0.5 V-ns

Table 84 AC Overshoot Specification for Clock, Data, Strobe and Mask Pins (DDR2-1066)

# DQ, (U/L/R)DQS, $\overline{(U/L/R)DQS}$ , DM, CK, $\overline{CK}$

Parameter	Specification		
	DDR2-1066		
Maximum peak amplitude allowed for overshoot area	0.5 V		
Maximum overshoot area above V <sub>DDQ</sub>	0.19 V-ns		






Figure 67 — AC overshoot and undershoot definition for address and control pins  $\,$ 

Figure 68 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

#### Table 85 LPDDR2 AC Overshoot/Undershoot Specification

Parameter		1066	933	800	677	533	466	400	333	266	200	Unit
Maximum peak amplitude allowed for overshoot area	Max						0.35					٧
Maximum peak amplitude allowed for undershoot area	Max						0.35					V
Maximum area above V <sub>DD</sub>	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns
Maximum area below V <sub>SS</sub>	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns

#### Test References

See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the *JEDEC Standard JESD79-2E*.

Also See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the *JESD208*.

Also see Table 88 - LPDDR2 AC Overshoot/Undershoot Specification in the JESD209-2B.

#### **PASS Condition**

The measured maximum voltage value of the test signal should be less than or equal to the maximum overshoot value.

The calculated overshoot area value should be less than or equal to the maximum overshoot area allowed.

- 1 Set the number of sampling points to 2M samples.
- 2 Sample/acquire signal data and perform signal conditioning to maximize the screen resolution (vertical scale adjustment).
- 3 Use T<sub>MAX</sub>, V<sub>MAX</sub> to get a timestamp of the maximum voltage on all regions of acquired waveform.
- 4 Perform manual zoom on waveform to maximize peak area.
- 5 Find the edges before and after the Overshoot Point at the Supply Reference Level in order to calculate the maximum overshoot length duration. The table below shows the supply reference level for each pin group.

Pin	Supply Reference Level
DDR2 Address and Control Pin	$V_{DD}$
DDR2 Clock, Data, Strobe, and Mask Pin	$V_{DDQ}$
LPDDR2 Address, Control, Clock, Chip Select and Clock Enable	$V_{DDCA}$
LPDDR2 Data, Strobe, Mask	$V_{DDQ}$

- 6 Calculate the overshoot amplitude. Overshoot amplitude =  $V_{MAX}$  supply reference level. Refer to the table above.
- 7 Calculate the overshoot area (V-ns)
  - a Area of calculation is based on the area of calculation of a triangle where the overshoot width is used as the triangle base and the overshoot amplitude is used as the triangle height.
  - b Area = 0.5 \* base \* height.
- 8 Compare the test results with the compliance test limits.

#### AC Undershoot Test Method of Implementation

The Undershoot Test can be divided into two sub-tests: Undershoot amplitude and Undershoot area.

The purpose of this test is to verify that the undershoot value of the test signal within a user-specific region is lower than or equal to the conformance limit of the maximum peak amplitude allowed for undershoot test as specified in the JEDEC specification.

When there is an undershoot, the undershoot area is calculated based on the undershoot width. The undershoot area should be lower than or equal to the conformance limit of the maximum undershoot area allowed as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- · Data Signal OR
- Data Strobe Signal OR
- Address Signal OR
- · Control Signal OR
- · Data Mask Control Signal OR
- · Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

#### Table 86 AC Undershoot Specification for Address and Control Pins


#### A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT

Parameter	Specification			
	DDR2-400	DDR2-533	DDR2-667	DDR2-800
Maximum peak amplitude allowed for undershoot area	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V
Maximum undershoot area below V <sub>SS</sub>	1.33 V-ns	1.0 V-ns	0.8 V-ns	0.66 V-ns

#### Table 87 AC Undershoot Specification for Clock, Data, Strobe and Mask Pins

# DQ, (U/L/R)DQS, (U/L/R)DQS, DM, CK, CK

Parameter	Specification			
	DDR2-400	DDR2-533	DDR2-667	DDR2-800
Maximum peak amplitude allowed for undershoot area	0.5 V	0.5 V	0.5 V	0.5 V
Maximum undershoot area below V <sub>SSQ</sub>	0.38 V-ns	0.28 V-ns	0.23 V-ns	0.23 V-ns






Figure 75 — AC overshoot and undershoot definition for address and control pins

Figure 76 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

Table 88 AC Undershoot Specification for Address and Control Pins (DDR2-1066)


# A0-A15, BA0-BA2, $\overline{\text{CS}}$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , CKE, ODT

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for undershoot area	0.5(0.9) <sup>1</sup> V
Maximum undershoot area below V <sub>SS</sub>	0.5 V-ns

Table 89 AC Undershoot Specification for Clock, Data, Strobe and Mask Pins (DDR2-1066)

# DQ, (U/L/R)DQS, $\overline{(U/L/R)DQS}$ , DM, CK, $\overline{CK}$

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for undershoot area	0.5 V
Maximum undershoot area below VSSQ	0.19 V-ns






Figure 67 — AC overshoot and undershoot definition for address and control pins  $\,$ 

Figure 68 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

#### Table 90 LPDDR2 AC Overshoot/Undershoot Specification

Parameter		1066	933	800	677	533	466	400	333	266	200	Unit
Maximum peak amplitude allowed for overshoot area	Max						0.35					V
Maximum peak amplitude allowed for undershoot area	Max						0.35					V
Maximum area above V <sub>DD</sub>	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns
Maximum area below V <sub>SS</sub>	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns

#### Test References

See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins, in the *JEDEC Standard JESD79-2E*.

Also See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the *JESD208*.

Also see Table 88 - LPDDR2 AC Overshoot/Undershoot Specification in the JESD209-2B.

#### **PASS Condition**

The measured minimum voltage value for the test signal should be less than or equal to the maximum undershoot value.

The calculated undershoot area value should be less than or equal to the maximum undershoot area allowed.

- 1 Set the number of sampling points to 2M samples.
- 2 Sample/acquire signal data and perform signal conditioning to maximize the screen resolution (vertical scale adjustment).
- 3 Use  $T_{MAX}$ ,  $V_{MAX}$  to get a timestamp of the minimum voltage on all regions of acquired waveform.
- 4 Perform manual zoom on waveform to minimum peak area.
- 5 Find the edges before and after the Undershoot Point at the GND (~0V) Level in order to calculate the maximum undershoot length duration.
- 6 Calculate Undershoot amplitude. Undershoot amplitude = 0 - V<sub>MIN</sub>.
- 7 Calculate the undershoot area (V-ns)
  - a Area of calculation is based on the area of calculation of a triangle where the undershoot width is used as the triangle base and the undershoot amplitude is used as the triangle height.
  - b Area = 0.5 \* base \* height.
- 8 Compare the test results with the compliance test limits.

9 Single-Ended Signals Overshoot/Undershoot Tests

# 10 Differential Signals AC Input Parameters Tests

Probing for Differential Signals AC Input Parameters Tests / 144

VID(AC), AC Differential Input Voltage Test for DQS - Test Method of Implementation / 146

VID(AC), AC Differential Input Voltage Test for Clock - Test Method of Implementation / 148

VIX(AC), AC Differential Input Cross Point Voltage Test for DQS - Test Method of Implementation / 150

VIX(AC), AC Differential Input Cross Point Voltage Test for Clock - Test Method of Implementation / 152

VIHdiff(AC) Test for DQS - Test Method of Implementation / 156

VIHdiff(DC) Test for Clock - Test Method of Implementation / 158

VIHdiff(DC) Test for Clock - Test Method of Implementation / 160

VILdiff(AC) Test for Clock - Test Method of Implementation / 162

VILdiff(AC) Test for Clock - Test Method of Implementation / 164

VILdiff(DC) Test for DQS - Test Method of Implementation / 166

VILdiff(DC) Test for Clock - Test Method of Implementation / 166

This section provides the Methods of Implementation (MOIs) for Differential Signals AC Input tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



# Probing for Differential Signals AC Input Parameters Tests

When performing the Differential Signals AC Input Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Differential Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 20 Probing for Differential Signals AC Input Parameters Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 20 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.

- 6 Select the Speed Grade options. For Differential Signals AC Input Parameters Tests that support DDR2, you can select any speed grade within the selection. To select a LPDDR2 Speed Grade (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 21 Selecting Differential Signals AC Input Parameters Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>ID(AC)</sub>, AC Differential Input Voltage Test for DQS - Test Method of Implementation

The purpose of this test is to verify that magnitude differences between the input differential signal pairs value of the test signals is within the conformance limits of the  $V_{\text{ID(AC)}}$  as specified in the JEDEC specification.

The value of  $V_{DDQ}$  which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 91 Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>ID(AC)</sub>	AC differential input voltage	0.5	$V_{\mathrm{DDQ}}$	V	1,3





Table 92 Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>ID(AC)</sub>	AC differential input voltage	0.5	$V_{DDQ} + 0.6$	V	1



#### Test References

See Table 22 - Differential Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 22 - Differential Input AC Logic Level in the *JESD208*.

#### **PASS Condition**

The calculated magnitude of the differential voltage of the test signals pair should be within the conformance limits of the  $V_{\text{ID(AC)}}$  value.

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write burst of the acquired signal.
- 4 Take the first valid WRITE burst found.
- 5 Find all differential DQS crossing that cross OV.
- 6 Within the first and second DQS crossing regions, perform  $V_{TOP}$  on DQS,Gnd or /DQS,Gnd depending on which one is the positive pulse in current region. Next, perform  $V_{BASE}$  on DQS,Gnd or /DQS,Gnd depending on which one is the negative pulse in the current region. Calculate  $V_{ID(AC)} = V_{TOP} V_{BASE}$ .
- 7 Perform the previous step on all pairs of DQS crossing.
- 8 Determine the worst result from the set of  $V_{\text{ID(AC)}}$  measured.

# V<sub>ID(AC)</sub>, AC Differential Input Voltage Test for Clock - Test Method of Implementation

The purpose of this test is to verify that magnitude differences between the input differential signal pairs value of the test signals is within the conformance limits of the  $V_{ID(AC)}$  as specified in the JEDEC specification.

The value of  $V_{DDQ}$  which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE Require Read/Write separation: NO

Signal(s) of Interest:

Clock Signals

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 93 Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>ID(AC)</sub>	AC differential input voltage	0.5	$V_{\mathrm{DDQ}}$	V	1,3





Table 94 Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>ID(AC)</sub>	AC differential input voltage	0.5	$V_{\rm DDQ} + 0.6$	V	1



#### Test References

See Table 22 - Differential Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 22 - Differential Input AC Logic Level in the *JESD208*.

#### **PASS Condition**

The calculated magnitude of the differential voltage of the test signals pair should be within the conformance limits of the  $V_{\text{ID(AC)}}$  value.

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Find the first 10 differential CLK crossing that cross OV.
- 4 Within first and second CLK crossing region, perform  $V_{TOP}$  on CLK,GND OR /CLK,GND depending on which one is the positive pulse in the current region. Next, perform  $V_{BASE}$  on CLK,GND OR /CLK,GND depending on which one is the negative pulse in the current region. Calculate  $V_{ID(AC)} = V_{TOP} V_{BASE}$ .
- 5 Perform the previous step on all pairs of CLK crossing until 10 measurement results are collected.
- 6 Determine the worst result from the set of  $V_{ID(AC)}$  measured.

# V<sub>IX(AC)</sub>, AC Differential Input Cross Point Voltage Test for DQS -Test Method of Implementation

The purpose of this test is to verify the crossing point voltage value of the input differential test signals pair is within the conformance limits of the  $V_{IX(AC)}$  as specified in the JEDEC specification.

The value of  $V_{DDQ}$  which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 95 Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.175	0.5 * V <sub>DDQ</sub> + 0.175	V	2





Table 96 Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.175	0.5 * V <sub>DDQ</sub> + 0.175	V	2



#### Test References

See Table 22 - Differential Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 22 - Differential Input AC Logic Level in the *JESD208*.

#### PASS Condition

The measured crossing point value for the differential test signals pair should be within the conformance limits of  $V_{\text{IX}(AC)}$  value.

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.
- 4 Take the first valid WRITE burst found.
- 5 Find all differential DQS crossing that cross OV.
- 6 Use  $V_{Time}$  to get the actual crossing point voltage value using the timestamp obtained
- 7 Determine the worst result from the set of  $V_{IX(AC)}$  measured.

# $V_{IX(AC)}$ , AC Differential Input Cross Point Voltage Test for Clock -Test Method of Implementation

The purpose of this test is to verify the crossing point voltage value of the input differential test signals pair is within the conformance limits of the  $V_{IX(AC)}$  as specified in the JEDEC specification.

The value of  $V_{DDQ}$  which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

· Clock Signals

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 97 Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.175	0.5 * V <sub>DDQ</sub> + 0.175	٧	2





Table 98 Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.175	0.5 * V <sub>DDQ</sub> + 0.175	V	2



#### Test References

See Table 22 - Differential Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 22 - Differential Input AC Logic Level in the *JESD208*.

#### PASS Condition

The measured crossing point value for the differential test signals pair should be within the conformance limits of  $V_{\text{IX}(AC)}$  value.

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Find the first 10 differential CLK crossing that cross OV.
- 4 Use  $V_{\text{Time}}$  to get the actual crossing point voltage value by using the timestamp obtained
- 5 Determine the worst result from the set of  $V_{IX(AC)}$  measured.

# $V_{IHdiff(AC)}$ Test for DQS - Test Method of Implementation

V<sub>IHdiff(AC)</sub> - Differential AC Input Logic High Voltage Test for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{IHdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IH(AC)}$  (which directly affect the conformance limit) is set to 0.9V for Speed Grades from LPDDR2- 200 to LPDDR2- 400 or 0.82V for Speed Grades from LPDDR2- 466 to LPDDR2- 1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

· Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 99 LPDDR2 Differential AC and DC Input Level

Symbol	Parameter	LPDDR2-1066 to L	LPDDR2-1066 to LPDDR2-466		66 LPDDR2-400 to LPDDR2-200		
		Min	Max	Min	Max	<del>_</del>	
V <sub>IHdiff(AC)</sub>	Differential input HIGH AC	2 x (V <sub>IH(AC)</sub> - V <sub>REF</sub> )	Note 3	2 x (V <sub>IH(AC)</sub> - V <sub>REF</sub> )	Note 3	V	2

Test References

See Table 77 - Differential AC and DC Input Level in the JESD209-2B.

**PASS Condition** 

The worst measured V<sub>IHdiff(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation).
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe positive pulses in the burst. A valid Strobe positive pulse starts at 0 Volt crossing at valid Strobe rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Strobe falling edge (see notes on threshold).
- 4 For the first valid Strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement result as the  $V_{IHdiff(AC)}$  value.
- 5 Continue the previous step for the rest of the valid Strobe positive pulses that were found in the burst.
- 6 Determine the worst result from the set of  $V_{IHdiff(AC)}$  measured.

# V<sub>IHdiff(AC)</sub> Test for Clock - Test Method of Implementation

V<sub>IHdiff(AC)</sub> - Differential AC Input Logic High Voltage Test for Clock.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{IHdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IH(AC)}$  (which directly affect the conformance limit) is set to 0.9V for Speed Grades from LPDDR2- 200 to LPDDR2- 400 or 0.82V for Speed Grades from LPDDR2- 466 to LPDDR2- 1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 100 LPDDR2 Differential AC and DC Input Level

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Мах	_	
V <sub>IHdiff(AC)</sub>	Differential input HIGH AC	2 x (V <sub>IH(AC)</sub> - V <sub>REF</sub> )	Note 3	2 x (V <sub>IH(AC)</sub> - V <sub>REF</sub> )	Note 3	V	2

Test References

See Table 77 - Differential AC and DC Input Level in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>IHdiff(AC)</sub> shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock positive pulses in the triggered waveform. A valid Clock positive pulse starts at the 0V crossing on a valid Clock rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Clock falling edge (see notes on threshold).
- 4 For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement result as the  $V_{IHdiff(AC)}$  value.
- 5 Continue the previous step for the rest of the valid Clock positive pulses.
- 6 Determine the worst result from the set of  $V_{IHdiff(AC)}$  measured.

# V<sub>IHdiff(DC)</sub> Test for DQS - Test Method of Implementation

V<sub>IHdiff(DC)</sub> - Differential DC Input Logic High Voltage Test for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{IHdiff(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IH(DC)}$  which directly affects the conformance limit is set to 0.8V for Speed Grades from LPDDR2- 200 to LPDDR2- 400 or 0.73V for Speed Grades from LPDDR2- 466 to LPDDR2- 1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

· Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 101 LPDDR2 Differential AC and DC Input Level

Symbol	Parameter	LPDDR2-1066 to I	LPDDR2-466	LPDDR2-400 to L	Units	Notes	
		Min	Max	Min	Мах	_	
V <sub>IHdiff(DC)</sub>	Differential input HIGH DC	2 x (V <sub>IH(DC)</sub> - V <sub>REF</sub> )	Note 3	2 x (V <sub>IH(DC)</sub> - V <sub>REF</sub> )	Note 3	V	1

Test References

See Table 77 - Differential AC and DC Input Level in the JESD209-2B.

**PASS Condition** 

The worst measured V<sub>IHdiff(DC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation).
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe positive pulses in the burst. A valid Strobe positive pulse starts at the 0V crossing on a valid Strobe rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Strobe falling edge (see notes on threshold).
- 4 For the first valid Strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement result as the  $V_{IHdiff(DC)}$  value.
- 5 Continue the previous step for the rest of the valid Strobe positive pulse in the burst.
- 6 Determine the worst result from the set of  $V_{IHdiff(DC)}$  measured.

# $V_{IHdiff(DC)}$ Test for Clock - Test Method of Implementation

V<sub>IHdiff(DC)</sub> - Differential DC Input Logic High Voltage Test for Clock.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{IHdiff(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IH(DC)}$  which directly affects the conformance limit is set to 0.8V for Speed Grades from LPDDR2- 200 to LPDDR2- 400 or 0.73V for Speed Grades from LPDDR2- 466 to LPDDR2- 1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 102 LPDDR2 Differential AC and DC Input Level

Symbol	Parameter	LPDDR2-1066 to L	PDDR2-466	LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Мах	Min	Max	_	
V <sub>IHdiff(DC)</sub>	Differential input HIGH DC	2 x (V <sub>IH(DC)</sub> - V <sub>REF</sub> )	Note 3	2 x (V <sub>IH(DC)</sub> - V <sub>REF</sub> )	Note 3	V	1

Test References

See Table 77 - Differential AC and DC Input Level in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>IHdiff(DC)</sub> shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock positive pulses in the triggered waveform. A valid Clock positive pulse starts at the 0V crossing on a valid Clock rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Clock falling edge (see notes on threshold).
- 4 For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement result as the  $V_{IHdiff(DC)}$  value.
- 5 Continue the previous step for the rest of the valid Clock positive pulses.
- 6 Determine the worst result from the set of  $V_{IHdiff(DC)}$  measured.

# $V_{ILdiff(AC)}$ Test for DQS - Test Method of Implementation

V<sub>ILdiff(AC)</sub> - Differential AC Input Logic Low Voltage Test for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{ILdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IL(AC)}$  which directly affects the conformance limit is set to 0.3V for Speed Grades from LPDDR2- 200 to LPDDR2- 400 or 0.38V for Speed Grades from LPDDR2- 466 to LPDDR2- 1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

· Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 103 LPDDR2 Differential AC and DC Input Level

Symbol	Parameter	LPDDR2-	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Notes
		Min	Max	Min	Max	_	
V <sub>ILdiff(AC)</sub>	Differential input Low AC	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(AC)</sub> )	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(AC)</sub> )	٧	2

Test References

See Table 77 - Differential AC and DC Input Level in the JESD209-2B.

**PASS Condition** 

The worst measured V<sub>ILdiff(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation).
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge (see notes on threshold) and ends at the 0V crossing on the following valid Strobe rising edge (see notes on threshold).
- 4 For the first valid Strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement result as the  $V_{ILdiff(AC)}$  value.
- 5 Continue the previous step for the rest of the valid Strobe negative pulses in the burst.
- 6 Determine the worst result from the set of  $V_{\text{ILdiff}(AC)}$  measured.

# $V_{\text{ILdiff}(AC)}$ Test for Clock - Test Method of Implementation

V<sub>II diff(AC)</sub> - Differential AC Input Logic Low Voltage Test for Clock.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{\text{ILdiff}(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IL(AC)}$  which directly affects the conformance limit is set to 0.3V for Speed Grades from LPDDR2- 200 to LPDDR2- 400 or 0.38V for Speed Grades from LPDDR2- 466 to LPDDR2- 1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 104 LPDDR2 Differential AC and DC Input Level

Symbol	Parameter	LPDDR2	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Notes
		Min	Max	Min	Max	_	
V <sub>ILdiff(AC)</sub>	Differential input Low AC	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(AC)</sub> )	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(AC)</sub> )	V	2

Test References

See Table 77 - Differential AC and DC Input Level in the JESD209-2B.

#### PASS Condition

The worst measured V<sub>ILdiff(AC)</sub> shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Triggered on a rising edge of the clock signal under test.
- 3 Find all valid Clock negative pulses in the triggered waveform. A valid Clock negative pulse starts at the OV crossing on a valid Clock falling edge (see notes on threshold) and ends at the OV crossing on the following valid Clock rising edge (see notes on threshold).
- 4 For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement result as the  $V_{ILdiff(AC)}$  value.
- 5 Continue the previous step for the rest of the valid Clock negative pulses.
- 6 Determine the worst result from the set of  $V_{ILdiff(AC)}$  measured.

# $V_{ILdiff(DC)}$ Test for DQS - Test Method of Implementation

V<sub>II diff(DC)</sub> - Differential DC Input Logic Low Voltage Test for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{\text{ILdiff}(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IL(DC)}$  which directly affects the conformance limit is set to 0.4V for Speed Grades from LPDDR2- 200 to LPDDR2- 400 or 0.47V for Speed Grades from LPDDR2- 466 to LPDDR2- 1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of  $V_{IH(DC)}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: Yes

Signal(s) of Interest:

· Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 105 LPDDR2 Differential AC and DC Input Level

Symbol	Parameter	LPDDR2-	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Notes
		Min	Max	Min	Max	_	
V <sub>ILdiff(DC)</sub>	Differential input Low DC	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(DC)</sub> )	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(DC)</sub> )	V	1

Test References

See Table 77 - Differential AC and DC Input Level in the JESD209-2B.

#### PASS Condition

The worst measured V<sub>II diff(DC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation).
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge (see notes on threshold) and ends at the 0V crossing on the following valid Strobe rising edge (see notes on threshold).
- 4 For the first valid Strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement result as the  $V_{ILdiff(DC)}$  value.
- 5 Continue the previous step for the rest of the valid Strobe negative pulses in the burst.
- 6 Determine the worst result from the set of  $V_{ILdiff(DC)}$  measured.

# V<sub>ILdiff(DC)</sub> Test for Clock - Test Method of Implementation

V<sub>II diff(DC)</sub> - Differential DC Input Logic Low Voltage Test for Clock.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{ILdiff(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IL(DC)}$  which directly affects the conformance limit is set to 0.4V for Speed Grades from LPDDR2- 200 to LPDDR2- 400 or 0.47V for Speed Grades from LPDDR2- 466 to LPDDR2- 1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of  $V_{IH(DC)}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Required Read/Write separation: No

Signal(s) of Interest:

Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 106 LPDDR2 Differential AC and DC Input Level

Symbol	Parameter	LPDDR2-	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Notes
		Min	Max	Min	Max	_	
V <sub>ILdiff(DC)</sub>	Differential input Low DC	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(DC)</sub> )	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(DC)</sub> )	٧	1

#### Test References

See Table 77 - Differential AC and DC Input Level in the JESD209-2B.

#### **PASS Condition**

The worst measured  $V_{ILdiff(DC)}$  shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Triggered on a rising edge of the clock signal under test.
- 3 Find all valid Clock negative pulses in the triggered waveform. A valid Clock negative pulse starts at the OVolt crossing on a valid Clock falling edge (see notes on threshold) and ends at the OV crossing on the following valid Clock rising edge (see notes on threshold).
- 4 For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement result as the  $V_{ILdiff(DC)}$  value.
- 5 Continue the previous step for the rest of the valid Clock negative pulses.
- 6 Determine the worst result from the set of V<sub>ILdiff(DC)</sub> measured.

# 11 Differential Signal AC Output Parameters Tests

Probing for Differential Signals AC Output Parameters Tests / 172
VOX , AC Differential Output Cross Point Voltage - Test Method of Implementation / 174
SRQdiffR (40ohm) - Test Method of Implementation / 176
SRQdiffF (40ohm) - Test Method of Implementation / 178
SRQdiffR (60ohm) - Test Method of Implementation / 179
SRQdiffF (60ohm) - Test Method of Implementation / 180
VOHdiff(AC) - Test Method of Implementation / 181
VOLdiff(AC) - Test Method of Implementation / 182

This section provides the Methods of Implementation (MOIs) for Differential Signals AC Output tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



# Probing for Differential Signals AC Output Parameters Tests

When performing Differential Signals AC Input Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Differential Signals AC Output Parameters tests may look similar to below diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 22 Probing for Differential Signals AC Output Parameters Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 22 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2/LPDDR2 Test application, click the Set Up tab.

- 6 Select the Speed Grade options. For Differential Signals AC Output Parameters Tests that, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 23 Selecting Differential Signals AC Output Parameters Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>OX</sub> . AC Differential Output Cross Point Voltage - Test Method of Implementation

The purpose of this test is to verify the crossing point of the output differential test signals pair is within the conformance limits of the  $V_{OX(AC)}$  as specified in the JEDEC specification.

The value of  $V_{DDQ}$  which directly affects the conformance lower limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin a corresponding DQ signal

Test Definition Notes from the Specification

Table 107 Differential AC Output Parameters

Symbol	Parameter	Min	Max	Units	Notes
V <sub>OX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.125	0.5 * V <sub>DDQ</sub> + 0.125	V	1





Table 108 Differential AC Output Parameters (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>OX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.125	0.5 * V <sub>DDQ</sub> + 0.125	V	1



#### Test References

See Table 23 - Differential AC Output Logic Level in the JEDEC Standard JESD79-2E and Table 23 -Differential AC Output Logic Level in the JESD208.

#### PASS Condition

The measured crossing point value for the differential test signals pair should be within the conformance limits of V<sub>OX(AC)</sub> value.

- 1 Obtain sample or acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.
- 4 Take the first valid READ burst found.
- 5 Find all differential DQS crossings that cross OV.
- 6 Use  $V_{\text{TIME}}$  to get the actual crossing point voltage value by using the timestamp obtained.
- 7 Determine the worst result from the set of  $V_{OX(AC)}$  measured.

# SRQdiffR (40ohm) - Test Method of Implementation

AC Output Parameter Tests can be divided into six sub tests:

- · SRQdiffR(40ohm) test
- SRQdiffF(40ohm) test
- · SRQdiffR(60ohm) test
- · SRQdiffF(60ohm) test
- V<sub>OHdiff(AC)</sub> test
- V<sub>OLdiff(AC)</sub> test

SRQdiffR (40ohm) - Differential Output Rising Slew Rate (40ohms).

The purpose of this test is to verify that the differential rising slew rate value of the test signal must be within the conformance limit of the SRQ<sub>diff</sub> value as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 109 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	<del></del>
Differential Output Slew Rate (RON = 40ohms +/- 30%)	SRQ <sub>diff</sub>	3.0	7.0	V/ns

#### Test References

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQdiffR shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid Strobe rising edges in this burst. A valid Strobe rising edge starts at the V<sub>OLdiff(AC)</sub> crossing and ends at the following  $V_{\mbox{\scriptsize OHdiff}(\mbox{\scriptsize AC})}$  crossing.
- 4 For all valid Strobe rising edges, find the transition time, TR, which is the time that starts at the  $V_{\text{OLdiff(AC)}}$  crossing and ends at the following  $V_{\text{OHdiff(AC)}}$  crossing. Then calculate SRQdiffR =  $[V_{OHdiff(AC)} - V_{OLdiff(AC)}]/TR$ .
- 5 Determine the worst result from the set of SRQdiffR measured.

# SRQdiffF (40ohm) - Test Method of Implementation

SRQdiffF (40ohm) - Differential Output Falling Slew Rate (40ohms).

The purpose of this test is to verify that the differential falling slew rate value of the test signal must be within the conformance limit of the  $SRQ_{diff}$  value as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 110 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	<del></del>
Differential Output Slew Rate (RON = 40ohms +/- 30%)	SRQ <sub>diff</sub>	3.0	7.0	V/ns

#### Test References

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQdiffF shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid Strobe falling edges in this burst. A valid Strobe falling edge starts at the  $V_{OHdiff(AC)}$  crossing and ends at the following  $V_{OLdiff(AC)}$  crossing.
- 4 For all valid Strobe falling edges, find the transition time, TR, which is the time that starts at the  $V_{OHdiff(AC)}$  crossing and ends at the following  $V_{OLdiff(AC)}$  crossing. Then calculate SRQdiffF =  $[V_{OHdiff(AC)} V_{OLdiff(AC)}]$ /TR.
- 5 Determine the worst result from the set of SRQdiffF measured.

### SRQdiffR (60ohm) - Test Method of Implementation

SRQdiffR (60ohm) - Differential Output Rising Slew Rate (60ohms).

The purpose of this test is to verify that the differential rising slew rate value of the test signal must be within the conformance limit of the  $SRQ_{diff}$  value as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 111 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
	•	Min	Max	_
Differential Output Slew Rate (RON = 60ohms +/- 30%)	SRQ <sub>diff</sub>	2.0	6.0	V/ns

#### Test References

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQdiffR shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid Strobe rising edges in this burst. A valid Strobe rising edge starts at the  $V_{OLdiff(AC)}$  crossing and ends at the following  $V_{OHdiff(AC)}$  crossing.
- 4 For all valid Strobe rising edges, find the transition time, TR, which is the time that starts at the  $V_{OLdiff(AC)}$  crossing and ends at the following  $V_{OHdiff(AC)}$  crossing. Then calculate SRQdiffR =  $[V_{OHdiff(AC)} V_{OLdiff(AC)}]/TR$ .
- 5 Determine the worst result from the set of SRQdiffR measured.

# SRQdiffF (60ohm) - Test Method of Implementation

SRQdiffF (60ohm) - Differential Output Falling Slew Rate (60ohms).

The purpose of this test is to verify that the differential falling slew rate value of the test signal must be within the conformance limit of the  $SRQ_{diff}$  value as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 112 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
	-	Min	Max	
Differential Output Slew Rate (RON = 60ohms +/- 30%)	SRQ <sub>diff</sub>	2.0	6.0	V/ns

#### Test References

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQdiffF shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid Strobe falling edges in this burst. A valid Strobe falling edge starts at the  $V_{OHdiff(AC)}$  crossing and ends at the following  $V_{OLdiff(AC)}$  crossing.
- 4 For all valid Strobe falling edges, find the transition time, TR, which is the time that starts at the  $V_{OHdiff(AC)}$  crossing and ends at the following  $V_{OLdiff(AC)}$  crossing. Then calculate SRQdiffF =  $[V_{OHdiff(AC)} V_{OLdiff(AC)}]$ /TR.
- 5 Determine the worst result from the set of SRQdiffF measured.

# V<sub>OHdiff(AC)</sub> - Test Method of Implementation

V<sub>OHdiff(AC)</sub> - Differential AC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{OHdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 113 LPDDR2 Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OHdiff(AC)</sub>	AC differential Output high measurement level (for output SR)	0.25 x V <sub>DDQ</sub>	V	

#### Test References

See Table 83 - Differential AC and DC Output Levels in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>OHdiff(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid Strobe positive pulses in this burst. A valid Strobe positive pulse starts at the 0V crossing on a valid Strobe rising edge and ends at the 0V crossing on the following valid Strobe falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the  $V_{TOP}$  measurement. Take the  $V_{TOP}$  measurement result as the  $V_{OHdiff(AC)}$  value.
- 5 Continue the previous step for the rest of the valid Strobe positive pulses that were found in the burst.
- 6 Determine the worst result from the set of  $V_{OHdiff(AC)}$  measured.

# $V_{OLdiff(AC)}$ - Test Method of Implementation

V<sub>OLdiff(AC)</sub> - Differential AC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{OLdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

Test Definition Notes from the Specification

Table 114 LPDDR2 Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OLdiff(AC)</sub>	AC differential Output low measurement level (for output SR)	-0.25 x V <sub>DDQ</sub>	٧	

#### Test References

See Table 83 - Differential AC and DC Output Levels in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>OLdiff(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge and ends at the 0V crossing on the following valid Strobe rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the  $V_{BASE}$  measurement. Take the  $V_{BASE}$  measurement result as the  $V_{OLdiff(AC)}$  value.
- 5 Continue the previous step for the rest of the valid Strobe negative pulses that were found in the burst.
- 6 Determine the worst result from the set of V<sub>OI diff(AC)</sub> measured.

Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# 12 Differential Signal Clock Cross Point Voltage Tests

Probing for Differential Signals Clock Cross Point Voltage Tests / 184 VIXCA, Clock Cross Point Voltage - Test Method of Implementation / 186

This section provides the Methods of Implementation (MOIs) for Differential Signals Clock Cross Point Voltage tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



### Probing for Differential Signals Clock Cross Point Voltage Tests

When performing Differential Signals Clock Cross Point Voltage tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Differential Signals Clock Cross Point Voltage tests may look similar to below diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 24 Probing for Differential Signals AC Output Parameters Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 24 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2/LPDDR2 Test application, click the Set Up tab.

- 6 Select the Speed Grade options. For Differential Signals Clock Cross Point Voltage Tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 25 Selecting Differential Signals Clock Cross Point Voltage Tests

Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>IXCA</sub>, Clock Cross Point Voltage - Test Method of Implementation

The purpose of this test is to verify the crossing point voltage value of the input differential Clock signals pair is within the conformance limits of the  $V_{IXCA}$  as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: Write

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 115 Cross Point Voltage for Differential Input Signals (CK, DQS)

Symbol	Parameter Parameter	LPDDR2-1066 to LPDDR2-200		Units	Notes
		Min	Max	_	
V <sub>IXCA</sub>	Differential input cross point voltage relative to V <sub>DDCA</sub> /2 for CK_t, CK_c	-120	120	mV	1, 2

#### Test References

See Table 80 - Cross Point Voltage for Differential Input Signals (CK, DQS) in the JESD209-2B.

#### **PASS Condition**

The measured crossing point value for the differential Clock signals pair should be within the conformance limits of  $V_{IXCA}$  value.

- 1 Obtain sample or acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Find the first 10 differential CLK crossing that cross OV.
- 4 Use V<sub>TIMF</sub> to get the actual crossing point voltage value by using the timestamp obtained.
- 5 Determine the worst result from the set of V<sub>IXCA</sub> measured.

Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# 13 Differential Signals Strobe Cross Point Voltage Tests

Probing for Differential Signals Strobe Cross Point Voltage Tests / 188 VIXDQ, Strobe Cross Point Voltage - Test Method of Implementation / 190

This section provides the Methods of Implementation (MOIs) for Differential Signals Strobe Cross Point Voltage tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



# Probing for Differential Signals Strobe Cross Point Voltage Tests

When performing Differential Signals Strobe Cross Point Voltage tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Differential Signals Strobe Cross Point Voltage tests may look similar to below diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 26 Probing for Differential Signals AC Output Parameters Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 26 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2/LPDDR2 Test application, click the Set Up tab.

- 6 Select the Speed Grade options. For Differential Signals Strobe Cross Point Voltage tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 27 Selecting Differential Signals Strobe Cross Point Voltage Tests

Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# $V_{\text{IXDQ}}$ , Strobe Cross Point Voltage - Test Method of Implementation

The purpose of this test is to verify the crossing point voltage value of the input differential Strobe signals pair is within the conformance limits of the  $V_{\rm IXDO}$  as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: Write

Signal(s) of Interest:

Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT Data Strobe Signals
- · Supported Pin Data Signals

Test Definition Notes from the Specification

Table 116 Cross Point Voltage for Differential Input Signals (CK, DQS)

Symbol	Parameter LPDDR2-1066 to LPDDR		o LPDDR2-200	Units	Notes
	•	Min	Max	_	
V <sub>IXDQ</sub>	Differential input cross point voltage relative to $\rm V_{DDCA}/2$ for CK_t, CK_c	-120	120	mV	1, 2

#### Test References

See Table 80 - Cross Point Voltage for Differential Input Signals (CK, DQS) in the JESD209-2B.

#### **PASS Condition**

The measured crossing point value for the differential Clock signals pair should be within the conformance limits of  $V_{\rm IXDQ}$  value.

- 1 Obtain sample or acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.
- 4 Take the first valid WRITE burst found.
- 5 Find all differential DQS crossings that cross OV.
- 6 Use  $V_{\text{TIME}}$  to get the actual crossing point voltage value by using the timestamp obtained.
- 7 Determine the worst result from the set of  $V_{IXDQ}$  measured.

# Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# 14 Clock Timing (CT) Tests

Probing for Clock Timing Tests / 192
tAC, DQ Output Access Time from CK/CK# - Test Method of Implementation / 194
tDQSCK, DQS Output Access Time from CK/CK#- Test Method of Implementation / 196
tDQSCK (Low Power), DQS Output Access Time from CK\_t,CK\_c - Test Method of Implementation / 198
tDVAC (Clock), Time Above VIHdiff(AC)/Below VILdiff(AC) - Test Method of Implementation / 200
tQHS, Data Hold Skew Factor- Test Method of Implementation / 202
tDQSCKDS Test - DQSCK Delta Short Test- Test Method of Implementation / 204
tDQSCKDM Test - DQSCK Delta Medium Test- Test Method of Implementation / 206

This section provides the Methods of Implementation (MOIs) for Clock Timing tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and  $\overline{XYZ}$  are referring to compliment. Thus, CK# is the same as  $\overline{CK}$ .



# Probing for Clock Timing Tests

When performing the Clock Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Clock Timing tests may look similar to the following diagram. Refer to the Connection tab in DDR2 Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 28 Probing for Clock Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 28 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2 Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Clock Timing Tests, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066.

- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 29 Selecting Clock Timing Tests

9 Follow the DDR2 Test application's task flow to set up the configuration options, run the tests and view the tests results.

### tAC, DQ Output Access Time from CK/CK# - Test Method of Implementation

The purpose of this test is to verify that the time interval from data output (DQ rising and falling edge) access time to the nearest rising or falling edge of the clock must be within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Signal cycle of interest: READ

Mode Supported: DDR2

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- · Clock Signal (CK as Reference Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 117 Timing Parameters by Speed Grade (DDR2-400 and DDR-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DI	DDR2-400		DDR2-533		Specific Notes
		Min	Max	Min	Max	_	
DQ output access time from CK/CK	tAC	-600	+600	-500	+500	ps	

Parameter	Symbol	DI	DDR2-667		R2-800	Units	Specific Notes
		Min	Max	Min	Max		
DQ output access time from CK/CK	tAC	-450	450	-400	400	ps	40

Table 118 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDI	DDR2-1066		Specific Notes
		Min	Max	_	
DQ output access time from CK/CK	tAC	-350	350	ps	35

#### Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

#### **PASS Condition**

The measured time interval between the data output (DQ rising and falling edge) and rising/falling edge of the clock should be within the specification limits.

- 1 Pre-condition the oscilloscope setting.
- 2 Acquire and split read and write burst of the acquired signal.
- 3 Take the first valid READ burst found.
- 4 Find all valid rising and falling DQ crossings at Vref in the said burst.
- 5 For all DQ crossings found, locate the nearest rising Clock crossing at 0V.
- 6 Take the time difference from DQ crossing to the corresponding Clock crossing as the tAC.
- 7 Determine the worst result from the set of tAC measurements.
- 8 Compare the test result against the compliance test limit.

# tDQSCK, DQS Output Access Time from CK/CK #- Test Method of Implementation

The purpose of this test is to verify that the time interval from the data strobe output (DQS rising and falling edge) access time to the nearest rising or falling edge of the clock is within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Signal cycle of interest: READ

Mode Supported: DDR2, for LPDDR2 refer to tDQSCK Test (Low Power)

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- · Clock Signal (CK as Reference Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 119 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DI	DDR2-400		DR2-533	Units	Specific Notes
		Min	Max	Min	Max	_	
DQS output access time from CK/CK	tDQSCK	-500	+500	-450	+450	ps	

Parameter	Symbol	DDR2-667		DD	R2-800	Units	Specific Notes
		Min	Max	Min	Max		
DQS output access time from CK/CK	tDQSCK	-400	400	-350	350	ps	40

Table 120 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DI	DDR2-1066		Specific Notes
		Min	Max	_	
DQS output access time from CK/CK	tDQSCK	-325	325	ps	35

#### Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

#### **PASS Condition**

The measured time interval between the data strobe access output and rising edge of the clock should be within the specification limit.

- 1 Pre-condition the oscilloscope setting.
- 2 Acquire and split read and write burst of the acquired signal.
- 3 Take the first valid READ burst found.
- 4 Find all valid rising and falling DQS crossings at Vref in the said burst.
- 5 For all DQS crossings found, locate the nearest rising Clock crossing at OV.
- 6 Take the time difference from DQS crossing to the corresponding Clock crossing as the tDQSCK
- 7 Determine the worst result from the set of tDQSCK measurements.
- 8 Compare the test result against the compliance test limit.

tDQSCK (Low Power), DQS Output Access Time from CK\_t,CK\_c - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data strobe output's (DQS rising edge) first rising edge to the rising edge of the clock that is before the nearest rising edge of the clock delayed tDQSCK Delay cycles, is within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Signal cycle of interest: READ

Mode Supported: LPDDR2, for DDR refer to tDQSCK Test.

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- · Clock Signal (CK as Reference Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 121 LPDDR2 AC Timing Table

Parameter	Symbol	Min Max	Min		LPDDR2					Unit				
		IVIdX	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters* 14														
DQS output access time	tDQSCK	Min							2500					ps
from CK_t/CK_c	เมนุจะห	Max							5500					

Test References

See Table 103- LPDDR2 AC Timing Table in the JESD209-2B.

**PASS Condition** 

The measured tDQSCK should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all DQS middle cross points at V<sub>RFF</sub> in the burst.
- 4 Find all Clock middle cross points at V<sub>RFF</sub> in the burst.
- 5 Find the first DQS rising edge in the READ burst by searching for the earliest rising cross point among all the DQS middle cross points. Take the first DQS rising edge as the tDQSCK strobe point.
- 6 Find the closest Clock-DQS (the Clock rising middle crossing point that is closest to the first DQS rising edge).
- 7 Find the tDQSCK clock point. It is the Clock middle crossing point right before the closest Clock-DQS at tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1, then the tDQSCK clock point is the Clock middle crossing point right before the closest Clock-DQS. If tDQSCK Delay = 3, then the tDQSCK clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 8 Compare the tDQSCK strobe point to the tDQSCK clock point as the test result. Mathematically, test result = tDQSCK strobe point tDQSCK clock point.
- 9 Display the test result by going to the measurement location on the waveform and locate the marker to tDQSCK strobe point and tDQSCK clock point.
- 10 Compare the test result against the compliance test limit.

# tDVAC (Clock), Time Above $V_{IHdiff(AC)}/Below\ V_{ILdiff(AC)}$ - Test Method of Implementation

The purpose of this test is to verify that the time the clock signal is above  $V_{IHdiff(AC)}$  and below  $V_{ILdiff(AC)}$  must be within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Signal cycle of interest: READ or WRITE

Mode Supported: LPDDR2

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

· Clock Signal, CK

Test Definition Notes from the Specification

Table 122 Allowed time before ringback (tDVAC) for CK\_t-CK\_s and DQS\_t-DQS\_c

Slew Rate	tDVAC [ps] @ I V <sub>IH/Ldiff(AC)</sub> I =440mV	tDVAC [ps] @ I V <sub>IH/Ldiff(AC)</sub> I =600mV
	Min	Min
>4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
<1.0	150	0

Test References

See Table 78- Allowed Time Before Ringback (tDVAC) for CK\_t-CK\_s and DQS\_t-DQS\_c in the *JESD209-2B*.

#### **PASS Condition**

The worst measured tDVAC(Clock) should be within the specification limit.

- 1 Pre-condition the oscilloscope setting.
- 2 Trigger on rising edge of the clock signal under test.
- 3 Find all crossings on rising/falling edges of the signal under test that cross V<sub>ILdiff(AC)</sub>.
- 4 Find all crossings on rising/falling edges of the signal under test that cross V<sub>IHdiff(AC)</sub>.
- 5 tDVAC(Clock) is the time interval starting from a rising  $V_{IHdiff(AC)}$  crossing point and ending at the following falling  $V_{IHdiff(AC)}$  crossing point.
- 6 tDVAC(Clock) is also the time interval starting from a falling  $V_{ILdiff(AC)}$  crossing point and ending at the following rising  $V_{\text{ILdiff}(\text{AC})}$  crossing point.
- 7 Collect all tDVAC(Clock) results.
- 8 Determine the worst result from the set of tDVAC(Clock) measured.
- 9 Report the worst result from the set of tDVAC(Clock) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based upon the worst tDVAC(Clock) and slew rate reported.

# tQHS, Data Hold Skew Factor-Test Method of Implementation

The purpose of this test is to verify that the time interval from the data output (DQ rising and falling edge) associated with a falling clock edge access time to the nearest falling edge of the clock must be within the conformance limits as specified in the JEDEC specification.

# Signals of Interest

Signal cycle of interest: READ

Mode Supported: LPDDR2

Signal(s) of Interest:

- · Data Signals (supported by Data Strobe Signal)
- · Clock Signal (CK as Reference Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 123 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min		LPDDR2								Unit	
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	•
Read Parameters* <sup>14</sup>														
Data hold skew factor	tQHS	Max		230	260	280	340	400	450	480	600	750	1000	ps

Test References

See Table 103- LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tQHS should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation).
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQ crossings at  $V_{REF}$  in the said burst. (See notes on threshold).
- For all DQ crossings found, locate the nearest DQS crossing (Rising and falling). (See notes on threshold).
- 5 Take the time different from DQS crossing to DQ crossing as the tQHS.
- 6 Determine the worst result from the set of tQHS measured.

# tDQSCKDS Test - DQSCK Delta Short Test- Test Method of Implementation

The purpose of this test is to verify that the DQSCK difference within 160 ns must be within the conformance limit as specified in the JEDEC specification. Each individual DQSCK is defined as time interval from data strobe output (DQS Rising) first rising edge of sub-burst to the rising edge of the clock that before tDQSCK delay (cycle) before nearest rising edge of the clock.

#### Signals of Interest

Signal cycle of interest: READ Mode Supported: LPDDR2

Required Read/Write separation: Yes

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signal)
- · Clock Signal (CK as Reference Signal)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS

Test Definition Notes from the Specification

Table 124 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min		LPDDR2									Unit
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Read Parameters* 14														
DQSCK Delta Short	tDQSCKDS	Max		330	380	450	540	670	770	900	1080	1350	1800	ps

Test References

See Table 103- LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tDQSCKDS should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation).
- 2 Gather all tDQSCKm value in all valid READ bursts found in acquisition. Here is the sub-procedure to measure tDQSCKm value.
- 3 Evaluate all the sub-burst in the current burst by checking with Chip Select signal.
- 4 Find all DQS middle cross point at  $V_{RFF}$  in the said burst. (See notes on threshold).
- 5 Find all Clock middle cross point at V<sub>RFF</sub> in the said burst. (See notes on threshold).
- 6 For sub-burst #1, find the first DQS rising edge by search the earliest rising cross point among all found DQS middle cross point within current sub-burst. Take the found point (first DQS rising edge) as tDQSCKm strobe point.
- 7 Find the closest Clock DQS: the Clock rising middle cross point that closest to first DQS rising edge.
- 8 Find tDQSCKm clock point which clock middle crosspoint that before closest Clock DQS at tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. In example, for tDQSCK Delay = 1, tDQSCKm clock point is clock middle crosspoint that previous of closest Clock DQS. For tDQSCK Delay = 3, tDQSCKm clock point is clock middle crosspoint that three clock before with closest Clock DQS. tDQSCK Delay is configurable in configuration page.
- 9 Compare these tDQSCKm strobe point to tDQSCKm clock point as a tDQSCKm value. Mathematically, **tDQSCKm = tDQSCKm strobe point tDQSCKm clock point**.
- 10 Repeat procedure (6) to (9) for the rest of sub-burst in the current burst.
- 11 Perform checking of tDQSCKm #1 value with tDQSCKm #2 value. If the distance of clock reference of these two measured tDQSCKm is within 160 ns, then compare tDQSCKm #1 value and tDQSCKm #2 value. Mathematically, tDQSCKDS #1 = |tDQSCKm #1 tDQSCKm #2|. Otherwise, if the distance of clock reference of these two measured tDQSCKm is more than 160ns, disregard to perform any comparison. Perform this procedure to all possible cross check of gathered tDQSCKm.
- 12 The largest tDQSCKDS value found will be taken as test result.
- 13 Display the test result by spot to measurement location on waveform and locate the marker to tDQSCKm strobe point and tDQSCKm clock point for pair of worst tDQSCKm.
- 14 Compare test result to compliance test limit.

# tDQSCKDM Test - DQSCK Delta Medium Test- Test Method of Implementation

The purpose of this test is to verify that the DQSCK difference within 1.6 µs must be within the conformance limit as specified in the JEDEC specification. Each individual DQSCK is defined as time interval from data strobe output (DQS Rising) first rising edge of sub-burst to the rising edge of the clock that before tDQSCK delay (cycle) before nearest rising edge of the clock.

#### Signals of Interest

Signal cycle of interest: READ Mode Supported: LPDDR2

Required Read/Write separation: Yes

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signal)
- · Clock Signal (CK as Reference Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS

Test Definition Notes from the Specification

Table 125 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min		LPDDR2									Unit
		Max	tck	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Read Parameters* 14														
DQSCK Delta Medium	tDQSCKDM	Max		680	780	900	1050	1350	1550	1800	1900	2000	2100	ps

Test References

See Table 103- LPDDR2 AC Timing Table in the *JESD209-2B*.

#### **PASS Condition**

The worst measured tDQSCKDM should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation).
- 2 Gather all tDQSCKm value in all valid READ bursts found in acquisition. Here is the sub-procedure to measure tDQSCKm value.
- 3 Evaluate all the sub-burst in the current burst by checking with Chip Select signal.
- 4 Find all DQS middle cross point at V<sub>RFF</sub> in the said burst. (See notes on threshold).
- 5 Find all Clock middle cross point at V<sub>RFF</sub> in the said burst. (See notes on threshold).
- 6 For sub-burst #1, find the first DQS rising edge by search the earliest rising cross point among all found DQS middle cross point within current sub-burst. Take the found point (first DQS rising edge) as tDQSCKm strobe point.
- 7 Find the closest Clock DQS: the Clock rising middle cross point that closest to first DQS rising edge.
- 8 Find tDQSCKm clock point which clock middle crosspoint that before closest Clock DQS at tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. In example, for tDQSCK Delay = 1, tDQSCKm clock point is clock middle crosspoint that previous of closest Clock DQS. For tDQSCK Delay = 3, tDQSCKm clock point is clock middle crosspoint that three clock before with closest Clock DQS. tDQSCK Delay is configurable in configuration page.
- 9 Compare these tDQSCKm strobe point to tDQSCKm clock point as a tDQSCKm value. Mathematically, **tDQSCKm = tDQSCKm strobe point tDQSCKm clock point**.
- 10 Repeat procedure (6) to (9) for the rest of sub-burst in the current burst.
- 11 Perform checking of tDQSCKm #1 value with tDQSCKm #2 value. If the distance of clock reference of these two measured tDQSCKm is within 1.6 μs, then compare tDQSCKm #1 value and tDQSCKm #2 value. Mathematically, tDQSCKDS #1 = |tDQSCKm #1 tDQSCKm #2|. Otherwise, if the distance of clock reference of these two measured tDQSCKm is more than 1.6 μs, disregard to perform any comparison. Perform this procedure to all possible cross check of gathered tDQSCKm.
- 12 The largest tDQSCKDM value found will be taken as test result.
- 13 Display the test result by spot to measurement location on waveform and locate the marker to tDQSCKm strobe point and tDQSCKm clock point for pair of worst tDQSCKm.
- 14 Compare test result to compliance test limit.

14 Clock Timing (CT) Tests

# 15 Data Strobe Timing (DST) Tests

Probing for Data Strobe Timing Tests / 210

tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test Method of Implementation / 212

tLZ(DQS), DQS Low-Impedance Time from CK/CK# - Test Method of Implementation / 214

tLZ(DQ), DQ Low-Impedance Time from CK/CK# - Test Method of Implementation / 216

tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals - Test Method of Implementation / 218

tQH, DQ/DQS Output Hold Time From DQS - Test Method of Implementation / 220

tDQSS, DQS Latching Transition to Associated Clock Edge - Test Method of Implementation / 222

tDQSH, DQS Input HIGH Pulse Width - Test Method of Implementation / 224

tDQSL, DQS Input Low Pulse Width - Test Method of Implementation / 226

tDSS, DQS Falling Edge to CK Setup Time - Test Method of Implementation / 228

tDSH, DQS Falling Edge Hold Time from CK - Test Method of Implementation / 230

tWPST, Write Postamble - Test Method of Implementation / 232

tWPRE, Write Preamble - Test Method of Implementation / 234

tRPRE, Read Preamble - Test Method of Implementation / 236

tRPST, Read Postamble - Test Method of Implementation / 238

tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock - Test Method of Implementation /

tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock - Test Method of Implementation / 242

tLZ(DQS) Test (Low Power), DQS Low Impedance Time From Clock - Test Method of Implementation /

tLZ(DQ) Test (Low Power), DQ Low Impedance Time From Clock - Test Method of Implementation / 246 tQSH, DQS Output High Pulse Width - Test Method of Implementation / 248

tQSL, DQS Output Low Pulse Width - Test Method of Implementation / 249

tDQSS Test (Low Power), DQS Latching Transition to Associated Clock Edge - Test Method of Implementation / 250

tDVAC (Strobe), Time above VIHdiff(AC)/ below VILdiff(AC) - Test Method of Implementation / 252

This section provides the Methods of Implementation (MOIs) for Data Strobe Timing tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Both XYZ# and  $\overline{XYZ}$  are referring to compliment. Thus, CK# is the same as  $\overline{CK}$ .

NOTE



# Probing for Data Strobe Timing Tests

When performing the Data Strobe Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Data Strobe Timing tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 30 Probing for Data Strobe Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 30 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.

- 6 Select the Speed Grade options. For Clock Timing Tests, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To access the LPDDR2 Speed Grade options (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 31 Selecting Data Strobe Timing Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test Method of Implementation

The purpose of this test is to verify that the time when the DQ is no longer driving (from HIGH state OR LOW state to the high impedance stage), to the clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, for LPDDR2 refer to the tHZ(DQ) Test (Low Power)

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- · Clock Signal (CK as Reference Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 126 Timing Parameter By Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DD	R2-400	DDR2-533		Units	Specific Notes
		Min	Max	Min	Max	_	
Data-out high-impedance time from CK/CK	tHZ	Х	tAC max	Х	tAC max	ps	18

Parameter	Symbol	D	DR2-667	DDR2-800		Units	Specific Notes
		Min	Max	Min	Max	_	
Data-out high-impedance time from CK/CK	tHZ	Х	tAC max	Х	tAC max	ps	18, 40

Table 127 Timing Parameter By Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max	-	
Data-out high-impedance time from CK/CK	tHZ	х	tAC max	ps	15,35

#### Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

#### **PASS Condition**

The measured tHZ(DQ) shall be within the specification limit.

# Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find tHZEndPoint(DQ) of the said burst.
- 4 Find the nearest rising Clock crossing.
- 5 tHZ(DQ) is the time interval of the rising Clock edge's crossing point to the tHZEndPoint.
- 6 Report tHZ(DQ).

NOTE

Some designs do not have tri-state at  $V_{REF}$  (for example, 0.9V). This test is not guaranteed when this scenario happens, as there is no significant point of where the driver has been turned-off.

# tLZ(DQS), DQS Low-Impedance Time from CK/CK# - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS starts driving (from tri-state to HIGH/LOW state) to the clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, for LPDDR2 refer to tLZ(DQS) Test (Low Power)

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- · Clock Signal (CK as Reference Signal)

# Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 128 Timing Parameter By Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDF	DDR2-400		DDR2-533		Specific Notes
		Min	Max	Min	Max	_	Notes
DQS/(DQS) low-impedance time from CK/CK	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	18

Parameter	Symbol	DDF	2-667	DDR2-800		Units	Specific Notes
		Min	Max	Min	Мах		Notes
DQS/(DQS) low-impedance time from CK/CK	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	18, 40

Table 129 Timing Parameter By Speed Grade (DDR2-1066)

Parameter	Symbol	DDR	2-1066	Units	Specific Notes
		Min	Max	_	Notes
DQS/(DQS) low-impedance time from CK/CK	tLZ(DQS)	tAC min	tAC max	ps	15, 35

#### Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

#### **PASS Condition**

The measured tLZ(DQS) shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find tLZBeginPoint(DQS) of the said burst.
- 4 Find the nearest Clock rising edge.
- 5 tLZ(DQS) is the time interval of the rising Clock edge's crossing point to the tLZBeginPoint(DQS).
- 6 Report tLZ(DQS).

# tLZ(DQ), DQ Low-Impedance Time from CK/CK# - Test Method of Implementation

The purpose of this test is to verify that the time when the DQ starts driving (from high impedance state to HIGH/LOW state), to the clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, for LPDDR2 refer to tLZ(DQS) Test (Low Power)

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- · Clock Signal (CK as Reference Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 130 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-	533	Units	Specific Notes
		Min	Max	Min	Max	_	Notes
DQ LOW impedance time from CK/CK	tLZ(DQ)	2 x tAC min	tAC max	2 x tAC min	tAC max	ps	18

Parameter	Symbol	DDR2-667		DDR2	2-800	Units	Specific Notes
		Min	Max	Min	Max	_	Notes
DQ LOW impedance time from CK/CK	tLZ(DQ)	2 x tAC min	tAC max	2 x tAC min	tAC max	ps	18, 40

Table 131 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2	-1066	Units	Specific Notes
		Min	Max	_	Notes
DQ LOW impedance time from CK/CK	tLZ(DQ)	2 x tAC min	tAC max	ps	15,35

#### Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

# PASS Condition

The measured tLZ(DQ) shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find tLZBeginPoint(DQ) of the said burst.
- 4 Find the nearest Clock rising edge.
- 5 tLZ(DQ) is the time interval of the rising Clock edge's crossing point to the tLZBeginPoint(DQ).
- 6 Report tLZ(DQ).

# tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data strobe output (DQS rising and falling edge) access time to the associated data (DQ rising and falling) signal is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2 and LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:

· Data Signal (supported by Data Strobe Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 132 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-40	DDR2-400		DDR2-533		Specific Notes
		Min	Max	Min	Max	_	Notes
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	Х	350	Х	300	ps	13

Parameter	Symbol	DDR2-66	DDR2-667		0	Units	Specific Notes
		Min	Max	Min	Max	_	Notes
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	х	240	-	200	ps	13

Table 133 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol DDF		6	Units	Specific Notes
		Min	Max	_	Notes
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	Х	175	ps	11

Table 134 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min	LPDDR2									Unit	
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Read Parameters* 14														
DQS-DQ skew	tDQSQ	Max		200	220	240	280	340	370	400	500	600	700	ps

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tDQSQ shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3~ Find all valid rising and falling DQ crossings at  $\rm V_{REF}$  in the said burst.
- 4 For all DQ crossings found, locate the nearest DQS crossing (rising and falling).
- 5 Take the time difference from DQ crossing to DQS crossing as the tDQSQ.
- 6 Determine the worst result from the set of tDQSQ measured.

# tQH, DQ/DQS Output Hold Time From DQS - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data output hold time (DQ rising and falling edge) from the DQS (rising and falling edge) is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2 and LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:

· Data Signal (supported by Data Strobe Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 135 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR	2-533	Units	Specific Notes
		Min	Max	Min	Max	<del></del>	Notes
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	х	tHP-tQHS	х	ps	

Parameter	Symbol	DDR2	2-667	DDR	2-800	Units	Specific Notes
		Min	Max	Min	Max	<del></del>	Notes
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	х	tHP-tQHS	х	ps	39

Table 136 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-	DDR2-1066		Specific Notes
		Min Max		_	Notes
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	Х	ps	34

#### Table 137 LPDDR2 AC Timing Table

Parameter	Symbol	Min Max	Min	t <sub>CK</sub> —									Unit	
		IVIdX	rCK	1066								200* <sup>5</sup>	-	
Read Parameters* 14														
DQ/DQS output hold time from DQS	tQH	Max						t <sub>Q</sub>	<sub>HP</sub> - t <sub>QHS</sub>					ps

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tQH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQ crossings at  $V_{REF}$  in the said burst.
- 4 For all DQ crossings found, locate the nearest DQS rising/falling crossing.
- 5 Using the found DQS rising/falling crossing, locate the DQS rising/falling crossing prior to it.
- 6 Take the time difference from DQ crossing to DQS crossing as the tQH.
- 7 Determine the worst result from the set of tQH measured.

# tDQSS, DQS Latching Transition to Associated Clock Edge - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data strobe output (DQS falling edge) access time to the associated clock (crossing point) is within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2, for LPDDR2 refer to the tDQSS Test (Low Power)

Signal cycle of interest: Write

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 138 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-40	DDR2-400		3	Units	Specific Notes
	_		Max	Min	Max		140163
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	-0.25	0.25	tCK	

Parameter	Symbol	DDR2-66	7	DDR2-18	0	Units	Specific Notes	
		Min	Max	Min	Max		Notes	
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	-0.25	0.25	tCK(avg)	30	

Table 139 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	ol DDR2-1066		Units	Specific Notes
		Min	Max	_	Notes
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	tCK(avg)	25

#### Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

#### **PASS Condition**

The worst measured tDQSS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQS crossings in the said burst.
- 4 For all DQS crossings found, locate the nearest Clock rising crossing.
- 5 Take the time difference from DQS crossing to Clock crossing as the tDQSS.
- 6 Determine the worst result from the set of tDQSS measured.

# tDQSH, DQS Input HIGH Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the high level of the data strobe signal is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2 Signal cycle of interest: WRITE

Signal(s) of Interest:

· Data Strobe Signal (supported by Data Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 140 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400	DDR2-400			Units	Specific Notes
		Min	Max	Min	Мах	_	Notes
DQS input HIGH pulse width	tDQSH	0.35	х	0.35	Х	tCK	

Parameter	Symbol	DDR2-667	DDR2-667			Units	Specific Notes
		Min	Мах	Min	Мах	-	Notes
DQS input HIGH pulse width	tDQSH	0.35	Х	0.35	Х	tCK(avg)	

Table 141 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-106	DDR2-1066 Min Max		Specific Notes
		Min			Notes
DQS input HIGH pulse width	tDQSH	0.35	х	tCK(avg)	

# Table 142 LPDDR2 AC Timing Table

Parameter	Symbol	Min Max	Min	LPDDR2									Unit	
		IVIAX	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Write Parameters* <sup>14</sup>														
DQS input high level width	tDQSH	Min							0.4					t <sub>CK</sub> (avg)

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tDQSH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising and falling DQS crossings in the said burst.
- 4 tDQSH is the time interval starting from a rising edge of the DQS and ending at the following falling edge.
- 5 Collect all tDQSH.
- 6 Determine the worst result from the set of tDQSH measured.

# tDQSL, DQS Input Low Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the low level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2 Signal cycle of interest: WRITE

Signal(s) of Interest:

· Data Strobe Signal (supported by Data Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 143 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DD	R2-400	DD	R2-533	Units	Specific Notes
		Min	Max	Min	Max	<del></del>	Notes
DQS input LOW pulse width	tDQSL	0.35	х	0.35	х	tCK	

Parameter	Symbol	DDI	DDR2-667		R2-800	Units	Specific Notes
		Min	Max	Min	Max		Notes
DQS input LOW pulse width	tDQSL	0.35	Х	0.35	Х	tCK(avg)	

Table 144 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DD	R2-1066	Units	Specific Notes
		Min	Max	_	Notes
DQS input LOW pulse width	tDQSL	0.35	х	tCK(avg)	

# Table 145 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min											Unit
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Write Parameters* 14														
DQS input low level width	tDQSL	Min							0.4					tCK(avg)

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tDQSL shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising and falling DQS crossings in the said burst.
- 4 tDQSL is the time interval starting from a falling edge of the DQS and ending at the following rising edge.
- 5 Collect all tDQSL.
- 6 Determine the worst result from the set of tDQSL measured.

# tDSS, DQS Falling Edge to CK Setup Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the falling edge of the data strobe (DQS falling edge) output access time to the clock setup time, is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 146 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol		DDR2-400		DR2-533	Units	Specific Notes
		Min	Max	Min	Max		Notes
DQS falling edge to CK setup time	tDSS	0.2	х	0.2	х	tCK(avg)	

Parameter	Symbol	D	DR2-667	D	DR2-800	Units	Specific Notes
		Min	Max	Min	Max		Notes
DQS falling edge to CK setup time	tDSS	0.2	х	0.2	Х	tCK(avg)	30

Table 147 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		Notes
DQS falling edge to CK setup time	tDSS	0.2	х	tCK(avg)	25

Table 148 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min	LPDDR2									Unit	
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	_
Write Parameters* 14														
DQS falling edge to CK setup time	tDSS	Min							0.2					tCK(avg)

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tDSS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQS crossings in the said burst.
- 4 For all falling DQS crossings found, locate all nearest next rising Clock edges.
- 5 tDSS is the time between falling DQS crossings and the Clock rising edges found.
- 6 Collect all tDSS.
- 7 Determine the worst result from the set of tDSS measure.

# tDSH, DQS Falling Edge Hold Time from CK - Test Method of Implementation

The purpose of this test is to verify that the time interval from the falling edge of the data strobe output access time to the hold time of the clock, must be within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 149 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-40	DDR2-400		3	Units	Specific
		Min	Max	Min	Max	_	Notes
DQS falling edge hold time from CK	tDSH	0.2	х	0.2	х	tCK	

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max	-	Notes
DQS falling edge hold time from CK	tDSH	0.2	х	0.2	х	tCK(avg)	30

Table 150 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max	_	Notes
DQS falling edge hold time from CK	tDSH	0.2	х	tCK(avg)	25

Table 151 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min	LPDDR2								Unit		
		Max	<sup>t</sup> CK	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Write Parameters* 14														
DQS falling edge hold time from CK	tDSH	Min							0.2					tCK(avg)

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tDSH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQS crossings in the said burst.
- 4 For all falling DQS crossings found, locate all nearest prior rising Clock edges.
- 5 tDSH is the time between falling DQS crossings and the Clock rising edges found.
- 6 Collect all tDSH.
- 7 Determine the worst result from the set of tDSH measured.

# tWPST, Write Postamble - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS is no longer driving (from HIGH/LOW state to high impedance) from the last DQS signal crossing (last bit of the write data burst) for the Write cycle, is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2 Signal cycle of interest: WRITE

Signal(s) of Interest:

· Data Strobe Signal (supported by Data Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 152 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max	_	Notes
WRITE Postamble	tWPST	0.4	0.6	0.4	0.6	tCK	10

Parameter	Symbol	DDR2-66	DDR2-667		00	Units	Specific Notes
		Min	Max	Min	Max	<u> </u>	Notes
WRITE Postamble	tWPST	0.4	0.6	0.4	0.6	tCK(avg)	10

Table 153 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	DDR2-1066		Specific Notes
		Min	Max	_	Notes
WRITE Postamble	tWPST	0.4	0.6	tCK(avg)	10

Table 154 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min		LPDDR2								Unit	
		Max	<sup>t</sup> CK	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Write Parameters* 14														
Write postamble	tWPST	Min							0.4					tCK(avg)

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

# **PASS Condition**

The measured tWPST shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find the tHZEndPoint(DQS) of the said burst.
- 4 Find the last falling edge on DQS prior to the tHZEndPoint(DQS).
- 5 tWPST is the time interval between the found falling DQS edge's crossing to the tHZEndPoint(DQS).
- 6 Report tWPST.

# tWPRE, Write Preamble - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS starts to drive LOW (preamble behavior) to the first DQS signal crossing for the Write cycle, is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2 Signal cycle of interest: WRITE

Signal(s) of Interest:

· Data Strobe Signal (supported by Data Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 155 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol DDR2-400		DDR2-53	3	Units	Specific Notes	
		Min	Max	Min	Max	_	Notes
WRITE Preamble	tWPRE	0.35	Х	0.35	Х	tCK	

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Мах	_	Notes
WRITE Preamble	tWPRE	0.35	х	0.35	х	tCK(avg)	

Table 156 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	DDR2-1066		Specific Notes
		Min	Мах	-	Notes
WRITE Preamble	tWPRE	0.35	х	tCK(avg)	

#### Table 157 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min		LPDDR2									Unit
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Write Parameters* 14														
Write Preamble	tWPRE	Min							0.35					tCK(avg)

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

# **PASS Condition**

The measured tWPRE shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find the tLZBeginPoint(DQS) of the said burst.
- 4 Find the first rising edge on DQS of the found burst.
- 5 tWPRE is the time interval between the found rising DQS edge's crossing to the tLZBeginPoint(DQS).
- 6 Report tWPRE.

# tRPRE, Read Preamble - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS start driving LOW (\*preamble behavior) to the first DQS signal crossing for the Read cycle must be within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2 Signal cycle of interest: READ

Signal(s) of Interest:

· Data Strobe Signal (supported by Data Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 158 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-53	33	Units	Specific Notes
		Min	Max	Min	Max		Notes
READ Preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	19

Parameter	Symbol	DDR2-66	DDR2-667		00	Units	Specific Notes
		Min	Max	Min	Max	<del></del>	Notes
READ Preamble	tRPRE	0.9	1.1	0.9	1.1	tCK(avg)	19, 41

Table 159 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-10	DDR2-1066		Specific Notes	
		Min	Max	<u> </u>	Notes	
READ Preamble	tRPRE	0.9	1.1	tCK(avg)	16,36	

#### Table 160 LPDDR2 AC Timing Table

Parameter	Symbol	Min Max	Min	LPDDR2								Unit		
		IVIAX	<sup>t</sup> CK	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Read Parameters* 14														
READ Preamble	tRPRE	Min							0.9					tCK(avg)

#### Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

# **PASS Condition**

The measured tRPRE shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the tLZBeginPoint(DQS) of the said burst.
- 4 Find the first rising edge on DQS of the found burst.
- 5 tRPRE is the time interval between the found rising DQS edge's crossing to the tLZBeginPoint(DQS).
- 6 Report tRPRE.

# tRPST, Read Postamble - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS is no longer driving (from HIGH/LOW state to high-impedance) to the last DQS signal crossing (last bit of the data burst) for the Read cycle is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:

· Data Strobe Signal (supported by Data Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 161 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes	
		Min	Max	Min	Max		Notes	
READ Postamble	tRPST	0.4	0.6	0.4	0.6	tCK	19	

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Мах	Min	Мах	-	Notes
READ Postamble	tRPST	0.4	0.6	0.4	0.6	tCK(avg)	19, 42

Table 162 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	DDR2-1066		Specific Notes
		Min	Мах	-	Notes
READ Postamble	tRPST	0.4	0.6	tCK(avg)	16,37

Table 163 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min		LPDDR2							Unit		
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
Read Parameters* 14														
READ Postamble *15, *17	tRPST	Min			t <sub>CL</sub> (abs) - 0.05						tCK(avg)			

# Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

# **PASS Condition**

The measured tRPST shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the tHZEndPoint(DQS) of the said burst.
- 4 Find the last falling edge on DQS prior to the tHZEndPoint(DQS).
- 5 tRPST is the time interval between the found falling DQS edge's crossing to the tHZEndPoint(DQS).
- 6 Report tRPST.

tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock - Test Method of Implementation

The purpose of this test is to verify that the time when the DQ is no longer driving (from HIGH state OR LOW state to the high impedance stage), to the reference clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: LPDDR2, for DDR2 refer to the tHZ(DQ) Test

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- · Clock Signal

Optional signal(s):


· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 164 LPDDR2 AC Timing Table



Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

**PASS Condition** 

The measured tHZ(DQ) shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find Data tHZEndPoint of the said burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
  - Find all DQS rising middle crossing points in the burst.
  - Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
  - Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
  - Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Define BL (bit length) to be the number of DQS middle crossing points.
- 6 Find "RL+BL/2" Clock edge (Clock rising middle crossing point that is BL/2 cycles after the RL Clock edge.
- 7 Compare the Data tHZ end point to the "RL+BL/2" Clock edge as the test result.

  Mathematically, the test result = Data tHZ end point "RL+BL/2" Clock edge point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to Data tHZ end point and Clock middle cross point of the test result.
- 9 Compare the test result against the compliance test limit.

NOTE

Some designs do not have tri-state at  $V_{REF}$  (for example, 0.9V). This test is not guaranteed when this scenario happens, as there is no significant point of where the driver has been turned-off.

# tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS is no longer driving (from LOW state to the high impedance stage), to the reference clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- · Data Strobe Signal (supported by Data Signal)
- · Clock Signal (CK as Reference Signal)

Optional signal(s):


· Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 165 LPDDR2 AC Timing Table



Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

**PASS Condition** 

The measured tHZ(DQS) shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the Strobe tHZEndPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
  - Find all DQS rising middle crossing points in the burst.
  - Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
  - Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
  - Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Define BL (bit length) to be the number of DQS middle crossing points.
- 6 Find "RL+BL/2" Clock edge (Clock rising middle crossing point that is BL/2 cycles after the RL Clock edge.
- 7 Compare the Strobe tHZ end point to the "RL+BL/2" Clock edge as the test result. Mathematically, the test result = Data tHZ end point - "RL+BL/2" Clock edge point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to Strobe tHZ end point and Clock middle cross point of the test result.
- 9 Compare the test result against the compliance test limit.

tLZ(DQS) Test (Low Power), DQS Low Impedance Time From Clock - Test Method of Implementation

The purpose of this test is to verify that the time when the DQS starts driving (\*from tri- state to LOW state) to the reference clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: LPDDR2, for DDR2 refer to tLZ(DQS) Test

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- · Clock Signal (CK as Reference Signal)

Optional signal(s):


· Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 166 LPDDR2 AC Timing Table



Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

**PASS Condition** 

The measured tLZ(DQS) shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the Strobe tLZBeginPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
  - Find all DQS rising middle crossing points in the burst.
  - Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
  - Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
  - Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Find "RL-1" Clock edge (previous Clock rising middle crossing point of RL Clock edge).
- 6 Compare the Strobe tLZ begin point to the "RL-1" Clock edge as the test result.

  Mathematically, the test result = Strobe tLZ begin point "RL-1" Clock edge point.
- 7 Display the test result by going to the measurement location on the waveform and locate the marker to Strobe tLZ begin point and Clock middle cross point of the test result.
- 8 Compare the test result against the compliance test limit.

tLZ(DQ) Test (Low Power), DQ Low Impedance Time From Clock - Test Method of Implementation

The purpose of this test is to verify that the time when the DQ starts driving (from high impedance state to HIGH/LOW state), to the reference clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: LPDDR2, for DDR2 refer to tLZ(DQ) Test

Signal cycle of interest: READ

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal)
- · Clock Signal (CK as Reference Signal)

Optional signal(s):


· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 167 LPDDR2 AC Timing Table



Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The measured tLZ(DQ) shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the Data tLZBeginPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
  - · Find all DQS rising middle crossing points in the burst.
  - Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
  - Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
  - Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Compare the Data tLZ begin point to the RL Clock edge as the test result. Mathematically, the test result = Data tLZ begin point - RL Clock edge point.
- 6 Display the test result by going to the measurement location on the waveform and locate the marker to Data tLZ begin point and Clock middle cross point of the test result.
- 7 Compare the test result against the compliance test limit.

# tQSH, DQS Output High Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the high level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 168 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min	LPDDR2							Unit			
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
	Read Parameters* 14													
DQS output high pulse width	tQSH	Min			t <sub>CH</sub> (abs) - 0.05						t <sub>CK</sub> (avg)			

#### Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tQSH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQS crossing in this burst.
- 4 tQSH is the time interval starting from a rising edge of the DQS and ending at the following falling edge.
- 5 Collect all tQSH.
- 6 Determine the worst result from the measured tQSH.

# tQSL, DQS Output Low Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the low level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: READ

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 169 LPDDR2 AC Timing Table

Parameter	Symbol	Min Max	Min	LPDDR2							Unit			
		Iviax	<sup>t</sup> CK	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	_
	Read Parameters* 14													
DQS output low pulse width	tQSL	Min			t <sub>CL</sub> (abs) - 0.05						t <sub>CK</sub> (avg)			

#### Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tQSL shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQS crossing in this burst.
- 4 tQSL is the time interval starting from a falling edge of the DQS and ending at the following rising edge.
- 5 Collect all tQSL.
- 6 Determine the worst result from the measured tQSL.

# tDQSS Test (Low Power), DQS Latching Transition to Associated Clock Edge - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data strobe output (first DQS rising edge) access time to the reference clock which is before the associated clock (crossing point) is within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: LPDDR2, for DDR2 refer to the tDQSS Test

Signal cycle of interest: Write

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- · Clock Signal

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Clock Signal, CK
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 170 LPDDR2 AC Timing Table

Parameter	Symbol	Min Max	Min					ı,	LPDDR2					Unit
		IVIAX	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
						Write Pa	rameters	<sub>*</sub> 14						
Write command		Min							0.75					
to first DQS latching transition	tDQSS	Max							1.25					t <sub>CK</sub> (avg)

Test References

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The measured tDQSS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQS middle crossings in this burst.
- 4 Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points. Take the found point (first DQS rising edge) as the tDQSS strobe point.
- 5 Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
- 6 Find the tDQSS Clock point which is the rising clock middle crossing point one cycle before the closest Clock-DQS.
- 7 Compare the tDQSS strobe point to the tDQSS clock point as the test result. Mathematically, the test result = tDQSS strobe point tDQSS clock point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to tDQSS strobe point and tDQSS clock point.
- 9 Compare the test result against the compliance test limit.

# tDVAC (Strobe), Time above $V_{IHdiff(AC)}$ / below $V_{ILdiff(AC)}$ - Test Method of Implementation

The purpose of this test is to verify that the time the strobe signal is above  $V_{IHdiff(AC)}$  and below  $V_{ILdiff(AC)}$  is within the conformance limits as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: Write

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 171 Allowed time before ringback (tDVAC) for CK\_t-CK\_s and DQS\_t-DQS\_c

Slew Rate	tDVAC [ps] @   V <sub>IH/Ldiff(AC)</sub>   = 440 mV	tDVAC [ps] @ $ V_{IH/Ldiff(AC)}  = 600 \text{ mV}$
	Min	Min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0

Test References

See Table 78 - Allowed Time Before Ringback (tDVAC) for CK\_t-CK\_s and DQS\_t- DQS\_c in the *JESD209-2B*.

# PASS Condition

The worst measured tDVAC(Strobe) should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- $3 \quad \text{Find all of the rising/falling DQS crossings at the $V_{IHdiff(AC)}$ and $V_{ILdiff(AC)}$ levels in this burst.} \\$
- 4 tDVAC(Strobe) is the time interval starting from a DQS rising  $V_{IHdiff(AC)}$  crossing point and ending at the following DQS falling  $V_{IHdiff(AC)}$  crossing point.
- 5 tDVAC(Strobe) is also the time interval starting from a DQS falling  $V_{ILdiff(AC)}$  crossing point and ending at the following DQS rising  $V_{ILdiff(AC)}$  crossing point.
- 6 Collect all tDVAC(Strobe) results.
- 7 Determine the worst result from the set of tDVAC(Strobe) measured.
- 8 Report the worst result from the set of tDVAC(Strobe) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst tDVAC(Strobe) and the slew rate reported.

# 16 Data Timing Tests

Probing for Data Timing Tests / 256

tDS(base), Differential DQ and DM Input Setup Time - Test Method of Implementation / 259 tDH(base), Differential DQ and DM Input Hold Time - Test Method of Implementation / 261 tDS(derate), Differential DQ and DM Input Setup Time with Derating Support - Test Method of Implementation / 263

tDH(derate), Differential DQ and DM Input Hold Time with Derating Support - Test Method of Implementation / 270

tDS1(base), Single-Ended DQ and DM Input Setup Time - Test Method of Implementation / 277 tDH1(base), Single-Ended DQ and DM Input Hold Time - Test Method of Implementation / 279 tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating Support - Test Method of Implementation / 281

tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating Support - Test Method of Implementation / 284

tVAC (Data), Time Above VIH(AC)/Below VIL(AC) - Test Method of Implementation / 287 tDIPW, DQ and DM Input Pulse Width - Test Method of Implementation / 289 tQHP, Data Half Period - Test Method of Implementation / 290

tDS, DQ and DM Input Setup Time (Differential - VREF based) - Test Method of Implementation / 291 tDH, DQ and DM Input Hold Time (Differential - VREF based) - Test Method of Implementation / 293

This section provides the Methods of Implementation (MOIs) for Data Mask Timing tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and  $\overline{XYZ}$  are referring to compliment. Thus, CK# is the same as  $\overline{CK}$ .



# Probing for Data Timing Tests

When performing the Data Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the propser connections. The connection for Data Timing tests may look similar to the following diagrams. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 32 Probing for Data Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 32 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Preparing to Take Measurements" on page 25.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Data Timing Tests, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To select a LPDDR2 Speed Grade option (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 33 Selecting Data Timing Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# tDS(base), Differential DQ and DM Input Setup Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2 Signal cycle of interest: WRITE

#### Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

# Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ or Data Mask Signal, DM
- · Data Strobe Signal, DQS (this must use a differential DQS connection)
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 172 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-40	DDR2-400		33	Units	Specific Notes
		Min	Max	Min	Max	_	
DQ and DM input setup time (differential strobe)	tDS(base)	150	Х	100	х	ps	6,7,8,20,28

Parameter	Symbol	DDR2-667	DDR2-667		)	Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input setup time	tDS(base)	100	х	50	х	ps	6,7,8,20,28,31

Table 173 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max	_	
DQ and DM input setup time	tDS(base)	0	Х	ps	6,7,8,17,23,26

Table 174 Data Setup and Hold Base Values

Symbol			LF	PDDR2			Unit	Reference
	1066	933	800	677	533	466	_	
tDS(base)	-10	15	50	130	210	230	ps	$V_{IH/L(AC)} = V_{REF(AC)} + /- 220mV$

Symbol		LP	DDR2		Units	Specific Notes
	400	333	266	200	_	
tDS(base)	180	300	450	700	ps	$V_{IH/L(AC)} = V_{REF(AC)} + /-300mV$

#### Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 108 - Data Setup and Hold Base- Values in the JESD208-2B.

#### **PASS Condition**

The worst measured tDS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross V<sub>II (AC)</sub> in the same burst.
- 5 For all DQ crossings found, locate all next DQS crossings that cross OV.
- 6 tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where the worst tDS was found.
  - For DQ Falling, Slew Rate = (V<sub>REF</sub> V<sub>IL(AC)</sub>) / tF
  - For DQ Rising, Slew Rate = (V<sub>IH(AC)</sub> V<sub>REF</sub>) / tR
     tF and tR are the transition time respectively.
  - For DQS Rising, Slew Rate = (V<sub>HITHRES</sub> 0V) / tR
  - For DQS Falling, Slew Rate = (0V V<sub>LOTHRES</sub>) / tF tF and tR are the transition time respectively.
- 10 Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where the worst tDS was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (VREF or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

# tDH(base), Differential DQ and DM Input Hold Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2 Signal cycle of interest: WRITE

#### Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

# Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ or Data Mask Signal, DM
- · Data Strobe Signal, DQS (this must use a differential DQS connection)
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 175 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-40	00	DDR2-5	33	Units	Specific Notes
		Min	Max	Min	Max	_	
DQ and DM input hold time (differential strobe)	tDH(base)	275	Х	275	Х	ps	6,7,8,21,28

Parameter	Symbol	DDR2-667		DDR2-800	)	Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input hold time	tDH(base)	175	х	125	х	ps	6,7,8,21,28,31

Table 176 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-10	66	Units	Specific Notes
		Min	Max	_	
DQ and DM input hold time	tDH(base)	75	Х	ps	6,7,8,18,23,26

Table 177 Data Setup and Hold Base Values

Symbol			LF	PDDR2			Unit	Reference
	1066	933	800	677	533	466	_	
tDH(base)	80	105	140	220	300	320	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 130mV$

Symbol		LP	DDR2		Units	Specific Notes
	400	333	266	200	_	
tDH(base)	280	400	550	800	ps	$V_{IH/L(DC)} = V_{REF(DC)} +/- 200 \text{mV}$

#### Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 108 - Data Setup and Hold Base- Values in the JESD208-2B.

#### **PASS Condition**

The worst measured tDH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross V<sub>IH(DC)</sub> in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{II\,(DC)}$  in the same burst.
- 5 For all DQ crossings found, locate all next DQS crossings that cross OV.
- 6 tDH is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH.
- 8 Find the worst tDH among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where the worst tDH was found.
  - For DQ Falling, Slew Rate = (V<sub>REF</sub> V<sub>IL(DC)</sub>) / tF
  - For DQ Rising, Slew Rate = (V<sub>IH(DC)</sub> V<sub>REF</sub>) / tR
     tF and tR are the transition time respectively.
  - For DQS Rising, Slew Rate = (V<sub>HITHRES</sub> 0V) / tR
  - For DQS Falling, Slew Rate = (0V V<sub>LOTHRES</sub>) / tF tF and tR are the transition time respectively.
- 10 Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where worst tDH was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V<sub>REF</sub> or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

tDS(derate), Differential DQ and DM Input Setup Time with Derating Support - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal)
- · Data Mask Signal

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 178 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-40	0	DDR2-53	33	Units	Specific Notes
		Min	Max	Min	Max	_	
DQ and DM input setup time (differential strobe)	tDS(base)	150	Х	100	Х	ps	6,7,8,20,28

Parameter	Symbol	DDR2-667	'	DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input Setup time	tDS(base)	100	Х	50	х	ps	6,7,8,20,28,31

Table 179 DDR2-400/533 tDS/tDH derating with differential data strobe

Δ	∆tDS, ∆tDH (	derating value	s for DDR2-4	00, DDR2-533	(All units in 'ps	s'; the note app	lies to the enti	re table.)	
					DQS, DQS Diff	erential Slew R	ate		
		4.0	V/ns	3.0	) V/ns	2.0	) V/ns	1.8	B V/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	125	45	125	45	125	45	-	-
	1.5	83	21	83	21	83	21	95	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-11	-14	-11	-14	1	-2
	0.8	-	-	-	-	-25	-31	-13	-19

Table 179 DDR2-400/533 tDS/tDH derating with differential data strobe

∆tDS, ∆tDH o	derating value	s for DDR2-40	00, DDR2-533	(All units in 'ps	s'; the note app	olies to the ent	ire table.)					
		DQS, DQS Differential Slew Rate										
	4.0	V/ns	3.	0 V/ns	2.	0 V/ns	1.8	8 V/ns				
	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
0.7	-	-	-	-	-	-	-31	-42				
0.6	-	-	-	-	-	-	-	-				
0.5	-	-	-	-	-	-	-	-				
0.4	-	-	-	-	-	-	-	-				

	∆tD	S, ∆tDH dera	ting values	for DDR2-40	0, DDR2-533	(All units in 'p	os'; the note a	pplies to the	entire table.)		
						DQS, DQS Dif	ferential Slev	v Rate			
		1.6	V/ns	1.4	4 V/ns	1.2	2 V/ns	1.0	) V/ns	0.8	V/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	13	10	25	22	-	-	-	-	-	-
	0.8	-1	-7	11	5	23	17	-	-	-	-
	0.7	-19	-30	-7	-18	5	-6	17	6	-	-
	0.6	-43	-59	-31	-47	-19	-35	-7	-23	5	-11
	0.5	-	-	-74	-89	-62	-77	-50	-65	-38	-53
	0.4	-	-	-	-	-127	-140	-115	-128	-103	-116

Table 180 DDR2-667/800 tDS/tDH derating with differential data strobe

Δ	tDS, ∆tDH	derating value	s for DDR2-60	67, DDR2-800 (				re table.)				
		4.0	DQS, DQS Differential Slew Rate 4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns									
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH			
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-			
	1.5	67	21	67	21	67	21	79	33			
	1.0	0	0	0	0	0	0	12	12			
	0.9	-	-	-5	-14	-5	-14	7	-2			
	0.8	-	-	-	-	-13	-31	-1	-19			
	0.7	-	-	-	-	-	-	-10	-42			

Table 180 DDR2-667/800 tDS/tDH derating with differential data strobe

riangletDS, $ riangle$ tDH d	derating values for DDR2-667, DDR2-800 (All units in 'ps'; the note applies to the entire table.)											
	DQS, DQS Differential Slew Rate											
	4.0	V/ns	3.	0 V/ns	2.0	0 V/ns	1.	8 V/ns				
	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
0.6	-	-	-	-	-	-	-	-				
0.5	-	-	-	-	-	-	-	-				
0.4	-	-	-	-	-	-	-	-				

	∆tDS	s, ∆tDH dera	ting values	for DDR2-40	0, DDR2-533	(All units in 'I	ps'; the note a	pplies to the	entire table.)		
					ı	DQS, DQS Dif	ferential Slev	v Rate			
		1.6	V/ns	1.4	4 V/ns	1.2	2 V/ns	1.0	) V/ns	0.8	V/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116

Table 181 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ and DM input setup time	tDS(base)	0	Х	ps	6,7,8,17,23,26

Table 182 DDR2-1066 tDS/tDH derating with differential data strobe

riangletDS, $ riangle$ tDH derating values for DDR2-1066 (All units in 'ps'; the note applies to the entire table.)													
			DQS, DQS Differential Slew Rate										
		4.0	V/ns	3.0	) V/ns	2.0	) V/ns	1.8	3 V/ns				
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-				
	1.5	67	21	67	21	67	21	79	33				
	1.0	0	0	0	0	0	0	12	12				

Table 182 DDR2-1066 tDS/tDH derating with differential data strobe

	DQS, DQS Differential Slew Rate											
	4.0	V/ns	3.	0 V/ns	2.0 V/ns		1.8 V/ns					
	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
0.9	-	-	-5	-14	-5	-14	7	-2				
0.8	-	-	-	-	-13	-31	-1	-19				
0.7	-	-	-	-	-	-	-10	-42				
0.6	-	-	-	-	-	-	-	-				
0.5	-	-	-	-	-	-	-	-				
0.4	-	-		-	-	-	-					

		$\triangle$ tDS, $\triangle$ tDH	derating va	lues for DDR	2-1066 (All u	ınits in 'ps'; th	ne note applie	s to the entire	table.)		
					-	DQS, DQS Dif	ferential Slev	v Rate			
		1.6	V/ns	1.4	4 V/ns	1.2 V/ns		1.0 V/ns		0.8	V/ns
		∆tDS	$\triangle$ tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116

Table 183 Data Setup and Hold Base-Values

Symbol			LF	DDR2			Units	Reference
	1066	933	800	667	533	466	_	
tDS(base)	-10	15	50	130	210	230	ps	$V_{IH/L(AC)} = V_{REF(AC)} + /- 220 \text{mV}$

Symbol		LPDDR2				Reference
	400	333	266	200	_	
tDS(base)	180	300	450	700	ps	$V_{IH/L(AC)} = V_{REF(AC)} + /-300 \text{mV}$

Table 184 Derating Values LPDDR2 tDS/tDH - AC/DC based AC220

		AC220 Thre	$\triangle$ tDS, $\triangle$ tDH derating in [ps] AC/DC based AC220 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 220mV$ , $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 130mV$ , $V_{IL(DC)} = V_{REF(DC)} - 130mV$ DQS_t, DQS_c Differential Slew Rate											
		4.0	4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns											
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH					
DQ Slew Rate V/ns	2.0	110	65	110	65	110	65	-	-					
	1.5	74	43	73	43	73	43	89	59					
	1.0	0	0	0	0	0	0	16	16					
	0.9	-	-	-3	-5	-3	-5	13	11					
	0.8	-	-	-	-	-8	-13	8	3					
	0.7	-	-	-	-	-	-	2	-6					
	0.6	-	-	-	-	-	-	-	-					
	0.5	-	-	-	-	-	-	-	-					
	0.4	-	-	-	-	-	-	-	-					

		AC220 Thresho	$\triangle$ tDS, $\triangle$ tDH derating in [ps] AC/DC based AC220 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 220mV$ , $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 130mV$ , $V_{IL(DC)} = V_{REF(DC)} - 130mV$											
			DQS_t, DQS_c Differential Slew Rate											
		1.6	1.6 V/ns 1.4 V/ns 1.2 V/ns 1.0 V/ns											
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH					
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-					
	1.5	-	-	-	-	-	-	-	-					
	1.0	32	32	-	-	-	-	-	-					
	0.9	29	27	45	43	-	-	-	-					
	8.0	24	19	40	35	56	55	-	-					
	0.7	18	10	34	26	50	46	66	78					
	0.6	10	-3	26	13	42	33	58	65					
	0.5	-	-	4	-4	20	16	36	48					
	0.4	-	-	-	-	-7	2	17	34					

Table 185 Derating Values LPDDR2 tDS/tDH - AC/DC based AC300

		$\triangle$ tDS, $\triangle$ tDH derating in [ps] AC/DC based AC300 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 300$ mV, $V_{IL(AC)} = V_{REF(DC)} - 300$ mV DC200 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 200$ mV, $V_{IL(DC)} = V_{REF(DC)} - 200$ mV											
				DO	QS_t, DQS_c Di	ifferential Slew	Rate						
		4.0	4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns										
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
DQ Slew Rate V/ns	2.0	150	100	150	100	150	100	-	-				
	1.5	100	67	100	67	100	67	116	83				
	1.0	0	0	0	0	0	0	16	16				
	0.9	-	-	-4	-8	-4	-8	12	8				
	0.8	-	-	-	-	-12	-20	4	-4				
	0.7	-	-	-	-	-	-	-3	-18				
	0.6	-	-	-	-	-	-	-	-				
	0.5	-	-	-	-	-	-	-	-				
	0.4	-	-	-	-	-	-	-	-				

		AC300 Thresho	old -> V <sub>IH(A(</sub>	C) = V <sub>REF(DC)</sub> +	n [ps] AC/DC - 300mV, V <sub>IL(/</sub> - 200mV, V <sub>IL(/</sub>	$A_{C)} = V_{REF(DC)}$	- 300mV - 200mV							
			DQS_t, DQS_c Differential Slew Rate											
		1.6	1.6 V/ns 1.4 V/ns 1.2 V/ns 1.0 V/ns											
		∆tDS												
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-					
	1.5	-	-	-	-	-	-	-	-					
	1.0	32	32	-	-	-	-	-	-					
	0.9	28	24	44	40	-	-	-	-					
	8.0	20	12	36	28	52	48	-	-					
	0.7	13	-2	29	14	45	34	61	66					
	0.6	2	-21	18	-5	34	15	50	47					
	0.5	-	-	-12	-32	4	-12	20	20					
	0.4	-	-	-	-	-35	-40	-11	-8					

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 43 - DDR2- 400/533 tDS/tDH Derating with Differential Data Strobe and Table 44 - DDR2- 667/800 tDS/tDH Derating with Differential Data Strobe in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2- 1066) and Table 42 - DDR2- 1066 tDS/tDH Derating with Differential Data Strobe in the *JESD208*.

Also see Table 108 - Data Setup and Hold Base-Values, Table 109 - Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220 and Table 110 - Derating Values LPDDR2 tDS/tDH - AC/DC Based AC300 in the *JESD209-2B*.

#### **PASS Condition**

The worst measured tDS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{\text{IL}(DC)}$  in the same burst.
- 5 For all DQ crossings found, locate all next DQS crossings that cross OV.
- 6 tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the  $\Delta tDS$  derating value based on the derating tables.
- 11 The test limit for tDS test = tDS(base) +  $\Delta$ tDS.

tDH(derate), Differential DQ and DM Input Hold Time with Derating Support - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal)
- · Data Mask Signal

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ or Data Mask Signal, DM
- · Data Strobe Signal, DQS (this must use a differential DQS connection)
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 186 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-40	DDR2-400		DDR2-533		Specific Notes
		Min	Max	Min	Max	_	
DQ and DM input hold time (differential strobe)	tDH(base)	275	Х	225	Х	ps	6,7,8,21,28

Parameter	Symbol	DDR2-66	7	DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input hold time	tDS(base)	175	Х	125	Х	ps	6,7,8,21,28,31

Table 187 DDR2-400/533 tDS/tDH derating with differential data strobe

Δ	∆tDS, ∆tDH (	derating value	s for DDR2-40	00, DDR2-533	(All units in 'ps	'; the note app	lies to the enti	re table.)					
		DQS, DQS Differential Slew Rate											
		4.0	4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns										
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
DQ Slew Rate V/ns	2.0	125	45	125	45	125	45	-	-				
	1.5	83	21	83	21	83	21	95	33				
	1.0	0	0	0	0	0	0	12	12				
	0.9	-	-	-11	-14	-11	-14	1	-2				
	0.8	-	-	-	-	-25	-31	-13	-19				

Table 187 DDR2-400/533 tDS/tDH derating with differential data strobe

∆tds, ∆tdh	derating value	s for DDR2-40	00, DDR2-533	(All units in 'ps	s'; the note app	olies to the enti	re table.)					
		DQS, DQS Differential Slew Rate										
	4.0	4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns										
	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
0.7	-	-	-	-	-	-	-31	-42				
0.6	-	-	-	-	-	-	-	-				
0.5	-	-	-	-	-	-	-	-				
0.4	-	-	-	-	-	-	-	-				

	∆tD	S, ∆tDH dera	ting values	for DDR2-40	0, DDR2-533	(All units in '¡	ps'; the note a	applies to the	entire table.)		
						DQS, <mark>DQS</mark> Dif	ferential Slev	v Rate			
		1.6	V/ns	1.4	4 V/ns	1.2 V/ns		1.0 V/ns		0.8 V/ns	
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	13	10	25	22	-	-	-	-	-	-
	0.8	-1	-7	11	5	23	17	-	-	-	-
	0.7	-19	-30	-7	-18	5	-6	17	6	-	-
	0.6	-43	-59	-31	-47	-19	-35	-7	-23	5	-11
	0.5	-	-	-74	-89	-62	-77	-50	-65	-38	-53
	0.4	-	-	-	-	-127	-140	-115	-128	-103	-116

Table 188 DDR2-667/800 tDS/tDH derating with differential data strobe

			DQS, DQS Differential Slew Rate										
		4.0	V/ns	3.0	) V/ns	2.0	) V/ns	1.8 V/ns					
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-				
	1.5	67	21	67	21	67	21	79	33				
	1.0	0	0	0	0	0	0	12	12				
	0.9	-	-	-5	-14	-5	-14	7	-2				
	0.8	-	-	-	-	-13	-31	-1	-19				
	0.7	-	-	-	-	-	-	-10	-42				

Table 188 DDR2-667/800 tDS/tDH derating with differential data strobe

$\triangle$ tDS, $\triangle$ tDH d	H derating values for DDR2-667, DDR2-800 (All units in 'ps'; the note applies to the entire table.)											
	DQS, DQS Differential Slew Rate 4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns											
	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
0.6	-	-	-	-	-	-	-	-				
0.5	-	-	-	-	-	-	-	-				
0.4	-	-	-	-	-	-	-	-				

	∆tDS	, ∆tDH dera	ting values	for DDR2-40	0, DDR2-533	(All units in '¡	ps'; the note a	applies to the	entire table.)		
						DQS, DQS Dif	ferential Slev	v Rate			
		1.6	1.6 V/ns 1.4 V/ns 1.2 V/ns 1.0 V/ns								V/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116

Table 189 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-106	66	Units	Specific Notes
		Min	Max		
DQ and DM input hold time	tDH(base)	75	Х	ps	6,7,8,18,23,26

Table 190 DDR2-1066 tDS/tDH derating with differential data strobe

	$\triangle$ tDS, $\triangle$	tDH derating	values for DD	R2-1066 (All u	nits in 'ps'; the	note applies to	the entire tal	ole.)					
			DQS, DQS Differential Slew Rate										
		4.0	4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns										
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-				
	1.5	67	21	67	21	67	21	79	33				
	1.0	0	0	0	0	0	0	12	12				

Table 190 DDR2-1066 tDS/tDH derating with differential data strobe

				DQS, DQS Diff	erential Slew F	Rate			
	4.0	V/ns	3.	0 V/ns	2.	0 V/ns	1.8 V/ns		
	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	
0.9	-	-	-5	-14	-5	-14	7	-2	
0.8	-	-	-	-	-13	-31	-1	-19	
0.7	-	-	-	-	-	-	-10	-42	
0.6	-	-	-	-	-	-	-	-	
0.5	-	-	-	-	-	-	-	-	
0.4	-	-	_	-	-	-	-	_	

		$\triangle$ tDS, $\triangle$ tDH	derating va	lues for DDR	2-1066 (All u	ınits in 'ps'; th	ne note applie	s to the entire	table.)		
					ı	DQS, DQS Dif	ferential Slev	v Rate			
		1.6	V/ns	1.4	4 V/ns	1.2	2 V/ns	1.0 V/ns		0.8 V/ns	
		∆tDS	$\triangle$ tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116

Table 191 Data Setup and Hold Base-Values

Symbol			LF	DDR2			Units	Reference
	1066	1066 933 800 667 533				466	_	
tDH(base)	80	105	140	220	300	320	ps	$V_{IH/L(DC)} = V_{REF(DC)} + /- 130 \text{mV}$

Symbol		LF	DDR2		Units	Reference
	400	333	266	200		
tDH(base)	280	400	550	800	ps	V <sub>IH/L(DC)</sub> = V <sub>REF(DC)</sub> +/- 200mV

Table 192 Derating Values LPDDR2 tDS/tDH - AC/DC based AC220

		AC220 Thre	\( \triangle \text{tDS}, \( \triangle \text{tDH derating in [ps] AC/DC based} \)  AC220 Threshold -> \( V_{IH(AC)} = V_{REF(DC)} + 220mV, V_{IL(AC)} = V_{REF(DC)} - 220mV \)  DC130 Threshold -> \( V_{IH(DC)} = V_{REF(DC)} + 130mV, V_{IL(DC)} = V_{REF(DC)} - 130mV \)  DQS_t, DQS_c Differential Slew Rate										
		4.0	V/ns		) V/ns		) V/ns	1.8	B V/ns				
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
DQ Slew Rate V/ns	2.0	110	65	110	65	110	65	-	-				
	1.5	74	43	73	43	73	43	89	59				
	1.0	0	0	0	0	0	0	16	16				
	0.9	-	-	-3	-5	-3	-5	13	11				
	0.8	-	-	-	-	-8	-13	8	3				
	0.7	-	-	-	-	-	-	2	-6				
	0.6	-	-	-	-	-	-	-	-				
	0.5	-	-	-	-	-	-	-	-				
	0.4	-	-	-	-	-	-	-	-				

		AC220 Thresh DC130 Thresh	$\triangle$ tDS, $\triangle$ tDH derating in [ps] AC/DC based C220 Threshold -> V <sub>IH(AC)</sub> = V <sub>REF(DC)</sub> + 220mV, V <sub>IL(AC)</sub> = V <sub>REF(DC)</sub> - 220mV C130 Threshold -> V <sub>IH(DC)</sub> = V <sub>REF(DC)</sub> + 130mV, V <sub>IL(DC)</sub> = V <sub>REF(DC)</sub> - 130mV											
				D	QS_t, DQS_c [	Differential SI	ew Rate							
		1.6	V/ns	1.4	V/ns	1.2	2 V/ns	1.0	) V/ns					
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH					
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-					
	1.5	-	-	-	-	-	-	-	-					
	1.0	32	32	-	-	-	-	-	-					
	0.9	29	27	45	43	-	-	-	-					
	0.8	24	19	40	35	56	55	-	-					
	0.7	18	10	34	26	50	46	66	78					
	0.6	10	-3	26	13	42	33	58	65					
	0.5	-	-	4	-4	20	16	36	48					
	0.4	-	-	-	-	-7	2	17	34					

Table 193 Derating Values LPDDR2 tDS/tDH - AC/DC based AC300

		AC300 Thre	shold -> V <sub>IH(A</sub>	$V_{\text{REF(DC)}} = V_{\text{REF(DC)}} + V_{\text{REF(DC)}}$	300mV, V <sub>IL(AC</sub> 200mV, V <sub>IL(DC</sub>	pased c) = V <sub>REF(DC)</sub> - 30 c) = V <sub>REF(DC)</sub> - 2 differential Slew	00mV						
		4.0	V/ns	3.0	) V/ns	2.0	) V/ns	1.8	3 V/ns				
		∆tDS	Δtds Δtdh Δtds Δtdh Δtds Δtdh Δtds										
DQ Slew Rate V/ns	2.0	150	100	150	100	150	100	-	-				
	1.5	100	67	100	67	100	67	116	83				
	1.0	0	0	0	0	0	0	16	16				
	0.9	-	-	-4	-8	-4	-8	12	8				
	0.8	-	-	-	-	-12	-20	4	-4				
	0.7	-	-	-	-	-	-	-3	-18				
	0.6	-	-	-	-	-	-	-	-				
	0.5	-	-	-	-	-	-	-	-				
	0.4	-	-	-	-	-	-	-	-				

		AC300 Thresho	old -> V <sub>IH(AC</sub>	C) = V <sub>REF(DC)</sub> +	in [ps] AC/DC + 300mV, V <sub>IL()</sub> + 200mV, V <sub>IL()</sub>	$A_{C)} = V_{REF(DC)}$	- 300mV - 200mV						
				DO	QS_t, DQS_c [	Differential Sl	ew Rate						
		1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	) V/ns				
		∆tDS	$\triangle$ tds $\triangle$ tdh $\triangle$ tds $\triangle$ tdh $\triangle$ tds $\triangle$ tdh $\triangle$ tds $\triangle$										
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-				
	1.5	-	-	-	-	-	-	-	-				
	1.0	32	32	-	-	-	-	-	-				
	0.9	28	24	44	40	-	-	-	-				
	8.0	20	12	36	28	52	48	-	-				
	0.7	13	-2	29	14	45	34	61	66				
	0.6	2	-21	18	-5	34	15	50	47				
	0.5	-	-	-12	-32	4	-12	20	20				
	0.4	-	-	-	-	-35	-40	-11	-8				

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 43 - DDR2- 400/533 tDS/tDH Derating with Differential Data Strobe and Table 44 - DDR2- 667/800 tDS/tDH Derating with Differential Data Strobe in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2- 1066) and Table 42 - DDR2- 1066 tDS/tDH Derating with Differential Data Strobe in the *JESD208*.

Also see Table 108 - Data Setup and Hold Base-Values, Table 109 - Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220 and Table 110 - Derating Values LPDDR2 tDS/tDH - AC/DC Based AC300 in the *JESD209-2B*.

#### **PASS Condition**

The worst measured tDH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{II(DC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{\text{IH(DC)}}$  in the same burst.
- 5 For all DQ crossings found, locate all next DQS crossings that cross OV.
- 6 tDH is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH.
- 8 Find the worst tDH among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the  $\Delta tDH$  derating value based on the derating tables.
- 11 The test limit for tDH test = tDH(base) +  $\Delta$ tDH.

# tDS1(base), Single-Ended DQ and DM Input Setup Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ or Data Mask Signal, DM
- · Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 194 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-4	DDR2-400		DDR2-533		Specific Notes
		Min	Max	Min	Max	_	
DQ and DM input setup time (single-ended strobe)	tDS1(base)	25	Х	-25	Х	ps	6,7,8,25

## Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) in the *JEDEC Standard JESD79-2E*.

# PASS Condition

The worst measured tDS1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{\text{IL}(AC)}$  in the same burst.
- 5 For all DQ crossings found, locate all next DQS falling crossings that cross  $V_{IH(AC)}$  and all next DQS rising crossing that cross  $V_{IL(AC)}$ .
- 6 tDS1 is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS1.
- 8 Find the worst tDS1 among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where worst tDS1 was found.
- 10 For DQ/DQS Falling, Slew Rate =  $(V_{REF} V_{IL(AC)}) / tF$ For DQ Rising, Slew Rate =  $(V_{IH(AC)} - V_{REF}) / tR$ tF and tR are the transition time respectively.
- 11 Report the nominal slew rate for DQ and DQS.
- 12 Measure the tangent slew rate on the DQ and DQS edges where worst tDS1 was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V<sub>REF</sub> or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 13 Report tangent slew rate for DQ and DQS.

# tDH1(base), Single-Ended DQ and DM Input Hold Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- · Data Mask Signal

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ or Data Mask Signal, DM
- · Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 195 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-4	00	DDR2-5	DDR2-533		Specific Notes
		Min	Max	Min	Max	_	
DQ and DM input hold time (single-ended strobe)	tDH1(base)	25	х	-25	Х	ps	6,7,8,26

## Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) in the *JEDEC Standard JESD79-2E*.

# PASS Condition

The worst measured tDH1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{\text{IL}(DC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{IH(DC)}$  in the same burst.
- For all DQ crossings found, locate all prior DQS rising crossings that cross  $V_{IH(AC)}$  and all prior DQS falling crossings that cross  $V_{IL(AC)}$ .
- 6 tDH1 is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH1.
- 8 Find the worst tDH1 among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where worst tDH1 was found.
  - For DQ Falling, Slew Rate = (V<sub>RFF</sub> V<sub>II (AC)</sub>) / tF
  - For DQ Rising, Slew Rate =  $(V_{IH(AC)} V_{REF}) / tR$  tF and tR are the transition time respectively.
  - For DQS Rising, Slew Rate = (V<sub>HITHRES</sub> 0V) / tR
  - For DQS Falling, Slew Rate = (0V V<sub>LOTHRES</sub>) / tF tF and tR are the transition time respectively.
- 10 Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where worst tDH1 was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V<sub>REF</sub> or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating Support - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- · Data Mask Signal

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 196 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-400	ו	DDR2-53	DDR2-533		Specific Notes
		Min	Max	Min	Max	-	
DQ and DM input setup time (single-ended strobe)	tDS1(base)	25	Х	-25	х	ps	6,7,8,25

Table 197 DDR2-400/533 tDS1/tDH1 derating with single-ended data strobe

∆ti	OS1, ∆tDH1	derating valu	es for DDR2-4	400, DDR2-533	(All units in 'p	s'; the note ap	plies to the en	tire table.)	
					DQS, Single-	Ended Slew Ra	nte		
		2.0	V/ns	1.5	5 V/ns	1.0	) V/ns	0.0	9 V/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	188	188	167	146	125	63	-	-
	1.5	146	167	125	125	83	42	81	43
	1.0	63	125	42	83	0	0	-2	1
	0.9	-	-	31	69	-11	-14	-13	-13
	8.0	-	-	-	-	-25	-31	-27	-30
	0.7	-	-	-	-	-	-	-45	-53
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

	∆tD	S1, ∆tDH1 der	ating values	s for DDR2-40	00, DDR2-533	3 (All units in	'ps'; the note	applies to the	entire table.)						
			DQS, Single-Ended Slew Rate												
		0.8	V/ns	0.7	V/ns	0.6	V/ns	0.5	i V/ns	0.4	V/ns				
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-				
	1.5	-	-	-	-	-	-	-	-	-	-				
	1.0	-7	-13	-	-	-	-	-	-	-	-				
	0.9	-18	-27	-29	-45	-	-	-	-	-	-				
	0.8	-32	-44	-43	-62	-60	-86	-	-	-	-				
	0.7	-50	-67	-61	-85	-78	-109	-108	-152	-	-				
	0.6	-74	-96	-85	-114	-102	-138	-132	-181	-183	-246				
	0.5	-	-	-128	-156	-145	-180	-175	-223	-226	-288				
	0.4	-	-	-	-	-210	-243	-240	-286	-291	-351				

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 45 - DDR2-400/533 tDS1/tDH1 Derating with Single-Ended Data Strobe in the *JEDEC Standard JESD79-2E*.

# PASS Condition

The worst measured tDS1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{\text{IL(AC)}}$  in the same burst.
- 5~ For all DQ crossings found, locate all prior DQS falling crossings that cross  $V_{\text{IH}(\text{DC})}$  and all prior DQS rising crossings that cross  $V_{IL(DC)}$ .
- 6 tDS1 is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS1.
- 8 Find the worst tDS1 among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the  $\Delta tDS1$  derating value based on the derating tables.
- 11 The test limit for tDS1 test = tDS1(base) +  $\Delta$ tDS1.

tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating Support - Test Method of Implementation

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: DDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal)
- · Data Mask Signal

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- · Data Strobe Signal, DQS (this must use a differential DQS connection)
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 198 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-400	ו	DDR2-53	3	Units	Specific Notes
		Min	Max	Min	Max	_	
DQ and DM input hold time (single-ended strobe)	tDH1(base)	25	Х	-25	х	ps	6,7,8,26

Table 199 DDR2-400/533 tDS1/tDH1 derating with single-ended data strobe

		DQS, Single-Ended Slew Rate											
		2.0	V/ns	1.5	5 V/ns	1.0	) V/ns	0.9 V/ns					
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
OQ Slew Rate V/ns	2.0	188	188	167	146	125	63	-	-				
	1.5	146	167	125	125	83	42	81	43				
	1.0	63	125	42	83	0	0	-2	1				
	0.9	-	-	31	69	-11	-14	-13	-13				
	0.8	-	-	-	-	-25	-31	-27	-30				
	0.7	-	-	-	-	-	-	-45	-53				
	0.6	-	-	-	-	-	-	-	-				
	0.5	-	-	-	-	-	-	-	-				
	0.4	-	-	-	-	-	-	_	_				

	∆tDS	1, ∆tDH1 der	ating values	for DDR2-40	00, DDR2-533	3 (All units in	'ps'; the note	applies to the	entire table.)					
			DQS, Single-Ended Slew Rate											
		0.8	V/ns	0.7	V/ns	0.6	V/ns	0.5	V/ns	0.4	V/ns			
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH			
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-			
	1.5	-	-	-	-	-	-	-	-	-	-			
	1.0	-7	-13	-	-	-	-	-	-	-	-			
	0.9	-18	-27	-29	-45	-	-	-	-	-	-			
	0.8	-32	-44	-43	-62	-60	-86	-	-	-	-			
	0.7	-50	-67	-61	-85	-78	-109	-108	-152	-	-			
	0.6	-74	-96	-85	-114	-102	-138	-132	-181	-183	-246			
	0.5	-	-	-128	-156	-145	-180	-175	-223	-226	-288			
	0.4	-	-	-	-	-210	-243	-240	-286	-291	-351			

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 45 - DDR2-400/533 tDS1/tDH1 Derating with Single-Ended Data Strobe in the *JEDEC Standard JESD79-2E*.

# PASS Condition

The worst measured tDH1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{IL(DC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{IH(DC)}$  in the same burst.
- 5~ For all DQ crossings found, locate all prior DQS rising crossings that cross  $V_{IH(AC)}$  and all prior DQS falling crossings that cross  $V_{IL(AC)}.$
- 6 tDH1 is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH1.
- 8 Find the worst tDH1 among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the  $\Delta tDH1$  derating value based on the derating tables.
- 11 The test limit for tDH1 test = tDH1(base) +  $\Delta$ tDH1.

# tVAC (Data), Time Above V<sub>IH(AC)</sub>/Below V<sub>IL(AC)</sub> - Test Method of Implementation

The purpose of this test is to verify that the time the data signal is above  $V_{IH(AC)}$  and below  $V_{IL(AC)}$  is within the conformance limits as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

Data Signal (supported by Data Strobe Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 200 Required time tVAC above  $V_{IH(AC)}$  {below  $V_{IL(AC)}$ } for valid transition

Slew Rate	tVAC @ 3	300 mV [ps]	tVAC @ 22	0 mV [ps]
	Min	Max	Min	Max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	1
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-

#### Test References

See Table 111 - Required time tVAC above  $V_{IH(AC)}$  {below  $V_{IL(AC)}$ } for valid transition in the JESD209-2B.

#### **PASS Condition**

The worst measured tVAC(Data) should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all of the rising/falling DQ crossings at the  $V_{IH(AC)}$  and  $V_{IL(AC)}$  levels in this burst.
- 4 tVAC(Data) is the time interval starting from a DQ rising  $V_{IH(AC)}$  crossing point and ending at the following DQ falling  $V_{IH(AC)}$  crossing point.
- 5 tVAC(Data) is also the time interval starting from a DQ falling  $V_{IL(AC)}$  crossing point and ending at the following DQ rising  $V_{IL(AC)}$  crossing point.
- 6 Collect all tVAC(Data) results.
- 7 Determine the worst result from the set of tVAC(Data) measured.
- 8 Report the worst result from the set of tVAC(Data) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst tVAC(Data) and slew rate reported.

# tDIPW, DQ and DM Input Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the high or low level of the Data signal is within the conformance limit as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Signal(s) of Interest:

Data Signal (supported by Data Strobe Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 201 LPDDR2 AC Timing Table

Parameter	Symbol	Min Max	Min					'	LPDDR2					Unit
		IVIAA	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	_
						Write Pa	arameters	* 14						
DQ and DM input pulse width	tDIPW	Min							0.35					t <sub>CK(avg)</sub>

Test References

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The worst measured tDIPW should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all of the valid rising and falling DQ crossings at  $V_{RFF}$  in this burst.
- 4 tDIPW is the time interval starting from a rising/falling edge of the DQ and ending at the following falling/rising edge (the following edge should be in the opposite direction).
- 5 Collect all tDIPW.
- 6 Determine the worst result from the measured tDIPW.

# tQHP, Data Half Period - Test Method of Implementation

The purpose of this test is to verify that the width of the high or low level of the Data signal is within the conformance limit as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: Read

Signal(s) of Interest:

Data Signal (supported by Data Strobe Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ
- · Data Strobe Signal, DQS
- · Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 202 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min	LPDDR2								Unit		
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
						Read Pa	rameters'	. 14						
Data half period	tQHP	Min						min	(t <sub>QSH</sub> , t <sub>QSL</sub> )					t <sub>CK(avg)</sub>

#### Test References

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The worst measured tQHP should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all of the valid rising and falling DQ crossings at  $V_{REF}$  in this burst.
- 4 tQHP is the time interval starting from a rising/falling edge of the DQ and ending at the following falling/rising edge (the following edge should be in the opposite direction).
- 5 Collect all tQHP.
- 6 Determine the worst result from the measured tQHP.

# tDS, DQ and DM Input Setup Time (Differential - V<sub>RFF</sub> based) - Test Method of Implementation

The purpose of this test is to verify that the time interval from data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge must be within the conformance limit as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: Write

Require Read/Write separation: Yes

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal) OR
- · Data Mask Signal (supported by Data Strobe Signal)

Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (This must use a differential DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 203 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min	LPDDR2										Unit
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
					١	Write Para	meters* 1	4						
DQ and DM input setup time (Vref based)	tDS	Min		210	235	270	350	430	450	480	600	750	1000	ps

Test References

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

## **PASS** Condition

The worst measured tDS should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation).
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{\text{IH(AC)}}$  in the said burst. (See notes on threshold)
- 4 Find all valid falling DQ crossings that cross V<sub>II (AC)</sub> in the same burst. (See notes on threshold)
- 5 For all DQ crossings found, locate all next DQS crossings that cross OV. (See notes on threshold)
- 6 tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured value and report the value as the test result.
- 9 Measure nominal slew rate on the DQ and DQS edges where worst tDS is found.
  - For DQ Falling, Slew Rate =  $(V_{REF} V_{IL(AC)})/tF$
  - For DQ Rising, Slew Rate = (V<sub>IH(AC)</sub> V<sub>REF</sub>)/tR tF and tR are the transition time respectively.
  - For DQS Rising, Slew Rate = (V<sub>HITHRES</sub> 0V)/tR
  - For DQS Falling, Slew Rate = (0V V<sub>LOTHRES</sub>)/tF tF and tR are the transition time respectively.
- 10 Report nominal slew rate for DQ and DQS.
- 11 Measure tangent slew rate on the DQ and DQS edges where worst tDS is found. The measurement is similar to nominal slew rate, except the transition time is break into 10 parts and slew rate is measured from a pivot point (V<sub>REF</sub> or 0V) to all the 10 points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

# tDH, DQ and DM Input Hold Time (Differential - V<sub>REF</sub> based) - Test Method of Implementation

The purpose of this test is to verify that the time interval from data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge must be within the conformance limit as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: Write

Require Read/Write separation: Yes

Signal(s) of Interest:

- · Data Signal (supported by Data Strobe Signal) OR
- · Data Mask Signal (supported by Data Strobe Signal)

## Optional signal(s):

· Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- · Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (This must use a differential DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 204 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min	LPDDR2										Unit
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
					١	Write Para	meters* 1	4						
DQ and DM input hold time (Vref based)	tDH	Min		210	235	270	350	430	450	480	600	750	1000	ps

Test References

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The worst measured tDH should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation).
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{\text{IL}(DC)}$  in the said burst. (See notes on threshold)
- 4 Find all valid falling DQ crossings that cross  $V_{IH(DC)}$  in the same burst. (See notes on threshold)
- 5 For all DQ crossings found, locate all next DQS crossings that cross OV. (See notes on threshold)
- 6 tDH is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH.
- 8 Find the worst tDH among the measured value and report the value as the test result.
- 9 Measure nominal slew rate on the DQ and DQS edges where worst tDH is found.
  - For DQ Falling, Slew Rate = (V<sub>REF</sub> V<sub>IL(DC)</sub>)/tF
  - For DQ Rising, Slew Rate = (V<sub>IH(DC)</sub> V<sub>REF</sub>)/tR tF and tR are the transition time respectively.
  - For DQS Rising, Slew Rate = (V<sub>HITHRES</sub> 0V)/tR
  - For DQS Falling, Slew Rate = (0V V<sub>LOTHRES</sub>)/tF tF and tR are the transition time respectively.
- 10 Report nominal slew rate for DQ and DQS.
- 11 Measure tangent slew rate on the DQ and DQS edges where worst tDH is found. The measurement is similar to nominal slew rate, except the transition time is break into 10 parts and slew rate is measured from a a pivot point (V<sub>REF</sub> or 0V) to all the 10 points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

# 17 Command and Address Timing (CAT) Tests

Probing for Command Address Timing Tests / 296

tlS(base) - Address and Control Input Setup Time - Test Method of Implementation / 298 tlH(base) - Address and Control Input Hold Time - Test Method of Implementation / 300

tIS(derate), Address and Control Input Setup Time with Derating Support - Test Method of Implementation / 302

tIH(derate), Address and Control Input Hold Time with Derating Support - Test Method of Implementation / 309

tVAC (CS, CA), Time Above VIH(AC)/Below VIL(AC) - Test Method of Implementation / 316

tIPW, Address and Control Input Pulse Width - Test Method of Implementation  $\,/\,$  318

tISCKE, CKE Input Setup Time - Test Method of Implementation  $\,/\,$  320 tIHCKE, CKE Input Hold Time - Test Method of Implementation  $\,/\,$  321

tISCKEb, CKE Input Setup Time (Boot Parameter) - Test Method of Implementation / 322

tIHCKEb, CKE Input Hold Time (Boot Parameter) - Test Method of Implementation / 323

This section provides the Methods of Implementation (MOIs) for Command and Address Timing tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Both XYZ# and  $\overline{XYZ}$  are referring to compliment. Thus, CK# is the same as  $\overline{CK}$ .

NOTE



# Probing for Command Address Timing Tests

When performing the Command Address Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Command Address Timing tests may look similar to the following diagrams. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 34 Probing for Command Address Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 34 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

#### Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.

- 6 Select the Speed Grade options. For Command Address Timing Tests, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To select a LPDDR2 Speed Grade option (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 35 Selecting Command Address Timing Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# tIS(base) - Address and Control Input Setup Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) setup time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: DDR2, LPDDR2 Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:

- · Address Signal OR Control Signal OR Command/Address
- · Clock Signal

Test Definition Notes from the Specification

Table 205 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400	DDR2-400		DDR2-533		Specific Notes
		Min	Min Max		Max	_	
Address and control input setup time	tIS(base)	350	Х	250	х	ps	5,7,9,22

Parameter	Symbol	DDR2-667		DDR2-80	0	Units	Specific Notes
		Min	Max	Min	Max	_	
Address and control input setup time	tIS(base)	200	Х	175	Х	ps	5,7,9,22,29

# Table 206 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-10	DDR2-1066		Specific Notes
		Min	Max	_	
Address and control input setup time	tIS(base)	125	Х	ps	5,7,9,19, 24

#### Table 207 CA and CS\_n Setup and Hold Base-Values for 1V/ns

Symbol			LF	PDDR2			Unit	Reference
	1066	933	800	677	533	466	_	
tIS(base)	0	30	70	150	240	300	ps	$V_{IH/L(AC)} = V_{REF(DC)} +/- 220mV$

Symbol		LPDDR2				Specific Notes
	400	333	266	200	_	
tIS(base)	300	440	600	850	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /-300mV$

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 104 - CA and CS\_n Setup and Hold Base-Values for 1V/ns in the JESD209-2B.

#### **PASS Condition**

The measured time interval between the address/control setup time and the respective clock crossing point should be within the specification limit.

- 1 Pre-condition the oscilloscope settings.
- 2 Trigger on both edges (rising or falling) of the address/control signal under test.
- 3 Find all of the crossings on the rising edge of the signal under test that cross  $V_{IH(AC)}$ .
- 4 Find all of the crossing on the falling edge of the signal under test that cross  $V_{IL(AC)}$ .
- 5 For all crossings, locate the nearest Clock crossing that crosses OV.
- 6 Take the time difference between the signal under test's crossing and the corresponding clock crossing as tIS.
- 7 Collect all measured tIS.
- 8 Report the worst tIS measured as the test result.
- 9 Compare the test result against the compliance test limit.

# tIH(base) - Address and Control Input Hold Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) hold time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: DDR2. LPDDR2 Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Address Signal OR Control Signal OR Command/Address
- · Clock Signal

Signals required to perform the test on the oscilloscope:

- · Address Signal OR Control Signal OR Command/Address
- · Clock Signal

Test Definition Notes from the Specification

Table 208 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400	DDR2-400		DDR2-533		Specific Notes
		Min	Max	Min	Max	_	
Address and control input hold time	tIH(base)	475	Х	375	х	ps	5,7,9,23

1	Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		-	Min	Max	Min	Max		
_	Address and control input hold time	tIH(base)	275	Х	250	х	ps	5,7,9,23,29

Table 209 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	DDR2-1066		Specific Notes
		Min	Max	_	
Address and control input hold time	tIH(base)	200	х	ps	5,7,9,20,24

Table 210 CA and CS\_n Setup and Hold Base-Values for 1V/ns

Symbol		LPDDR2				Unit	Reference	
	1066	933	800	677	533	466	_	
tIH(base)	90	120	160	240	330	390	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 130 \text{mV}$

Symbol		LPDDR2				Specific Notes
	400	333	266	200	_	
tIH(base)	400	540	700	950	ps	$V_{IH/L(AC)} = V_{REF(DC)} +/- 200mV$

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 104 - CA and CS\_n Setup and Hold Base-Values for 1V/ns in the JESD209-2B.

#### **PASS Condition**

The measured time interval between the address/control hold time and the respective clock crossing point should be within the specification limit.

- 1 Pre-condition the oscilloscope settings.
- 2 Trigger on both edges (rising or falling) of the address/control signal under test.
- 3 Find all of the crossings on the rising edge of the signal under test that cross  $V_{II}$  (DC).
- 4 Find all of the crossing on the falling edge of the signal under test that cross V<sub>IH(DC)</sub>.
- 5 For all crossings, locate the nearest Clock crossing that crosses OV.

  Note: For LPDDR2 with PUT=CA option, the Clock crossing could be Clock rising or Clock falling.

  For other cases, the Clock crossing must be Clock rising only.
- 6 Take the time difference between the signal under test's crossing and the corresponding clock crossing as tIH.
- 7 Collect all measured tIH.
- 8 Report the worst tIH measured as the test result.
- 9 Compare the test result against the compliance test limit.

tIS(derate), Address and Control Input Setup Time with Derating Support - Test Method of Implementation

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) setup time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Address Signal OR Control Signal OR Command/Address
- · Clock Signal

Signals required to perform the test on the oscilloscope:

- · Address Signal OR Control Signal OR Command/Address
- · Clock Signal

Test Definition Notes from the Specification

Table 211 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-4	DDR2-400		DDR2-533		Specific Notes
		Min	Max	Min	Max	_	
Address and control input setup time	tlS(base)	350	х	250	х	ps	5,7,9,22

Parameter	Symbol	DDR2-66	DDR2-667		DDR2-800		Specific Notes
		Min	Max	Min	Max	_	
Address and control input setup time	tIS(base)	200	х	175	х	ps	5,7,9,22,29

Table 212 Derating Values for DDR2-400, DDR2-533

			tIS, tIH Derati	ng Values for I	DDR2-400, DD	R2-533						
			CK, CK Differential Slew Rate									
		2.0	V/ns	1.5	V/ns	1.0	V/ns					
		∆tıs	∆tIH	∆tıs	∆tIH	∆tIS	∆tIH	Units	Notes			
Command/Address Slew Rate V/ns	4.0	187	94	217	124	247	154	ps	1			
Siew Rate V/ns	3.5	179	89	200	119	239	149	_				
	3.0	167	83	197	113	227	143					
	2.5	150	75	180	105	210	135	_				
	2.0	125	45	155	75	185	105	_				
	1.5	83	21	113	51	143	81					
	1.0	0	0	30	30	60	60					
	0.9	-11	-14	19	16	49	46					
	0.8	-25	-31	5	-1	35	29					
	0.7	-43	-54	-13	-24	17	6					
	0.6	-67	-83	-37	-53	-7	-23	_				
	0.5	-110	-125	-80	-95	-50	-65	_				
	0.4	-175	-188	-145	-158	-115	-128	_				
	0.3	-285	-292	-255	-262	-225	-232	_				
	0.25	-350	-375	-320	-345	-290	-315	_				
	0.2	-525	-500	-495	-470	-455	-440	_				
	0.15	-800	-708	-770	-678	-740	-648	_				
	0.1	-1450	-1125	-1420	-1095	-1390	-1065	_				

Table 213 Derating Values for DDR2-667, DDR2-800

			tIS, tIH Derati	ing Values for I	DDR2-667, DD	R2-800					
			CK, CK Differential Slew Rate								
		2.0	V/ns	1.5	V/ns	1.0	V/ns				
		∆tıs	∆tIH	∆tIS	∆tıн	∆tIS	∆tIH	Units	Notes		
Command/Address Slew Rate V/ns	4.0	150	94	180	124	210	154	ps	1		
Siew Rate V/ns	3.5	143	89	173	119	203	149	_			
	3.0	133	83	163	113	193	143				
	2.5	120	75	150	105	180	135				
	2.0	100	45	130	75	160	105				
	1.5	67	21	97	51	127	81				
	1.0	0	0	30	30	60	60	_			
	0.9	-5	-14	25	16	55	46				
	0.8	-13	-31	17	-1	47	29				
	0.7	-22	-54	8	-24	38	6	_			
	0.6	-34	-83	-4	-53	26	-23	_			
	0.5	-60	-125	-30	-95	0	-65	_			
	0.4	-100	-188	-70	-158	-40	-128				
	0.3	-168	-292	-138	-262	-108	-232	_			
	0.25	-200	-375	-170	-345	-140	-315	_			
	0.2	-325	-500	-295	-470	-265	-440				
	0.15	-517	-708	-487	-678	-457	-648	_			
	0.1	-1000	-1125	-970	-1095	-940	-1065	_			

Table 214 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-10	DDR2-1066		Specific Notes
		Min	Max		
Address and control input setup time	tIS(base)	125	Х	ps	5,7,9,19,24

Table 215 Derating Values for DDR2-1066

			tIS, tIH I	Derating Value	s for DDR2-10	66				
		CK, CK Differential Slew Rate								
		2.0 V/ns		1.5 V/ns		1.0 V/ns				
		∆tis	∆tIH	∆tIS	∆tıн	∆tIS	∆tIH	Units	Notes	
Command/Address Slew Rate V/ns	4.0	150	94	180	124	210	154	ps	1	
Siew Rate V/ns	3.5	143	89	173	119	203	149	_		
	3.0	133	83	163	113	193	143			
	2.5	120	75	150	105	180	135	_		
	2.0	100	45	130	75	160	105	_		
	1.5	67	21	97	51	127	81	_		
	1.0	0	0	30	30	60	60			
	0.9	-5	-14	25	16	55	46			
	0.8	-13	-31	17	-1	47	29			
	0.7	-22	-54	8	-24	38	6			
	0.6	-34	-83	-4	-53	26	-23	_		
	0.5	-60	-125	-30	-95	0	-65	_		
	0.4	-100	-188	-70	-158	-40	-128	_		
	0.3	-168	-292	-138	-262	-108	-232	_		
	0.25	-200	-375	-170	-345	-140	-315			
	0.2	-325	-500	-295	-470	-265	-440			
	0.15	-517	-708	-487	-678	-457	-648	_		
	0.1	-1000	-1125	-970	-1095	-940	-1065	_		

Table 216 CA and CS\_n Setup and Hold Base-Values for 1V/ns

Symbol		LPDDR2						Reference		
	1066	933	800	667	533	466	<del>_</del>			
tIS(base)	0	30	70	150	240	300	ps	V <sub>IH/L(AC)</sub> = V <sub>REF(DC)</sub> +/- 220mV		

Symbol	LPDDR2				Units	Reference
	400	333	266	200	_	
tIS(base)	300	440	600	850	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /-300 \text{mV}$

Table 217 Derating Values LPDDR2 tIS/tIH - AC/DC based AC220

		$\triangle$ tIS, $\triangle$ tIH derating in [ps] AC/DC based AC220 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 220mV$ , $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 130mV$ , $V_{IL(DC)} = V_{REF(DC)} - 130mV$ CK_t, CK_c Differential Slew Rate										
		4.0	4.0 V/ns 3.0 V/ns 2.0 V/ns 1.									
		∆tIS	∆tIH	∆tis	∆tıH	∆tIS	∆tIH	∆tıs	∆tıH			
CA, CS_n Slew	2.0	110	65	110	65	110	65	-	-			
Rate V/ns	1.5	74	43	73	43	73	43	89	59			
	1.0	0	0	0	0	0	0	16	16			
	0.9	-	-	-3	-5	-3	-5	13	11			
	0.8	-	-	-	-	-8	-13	8	3			
	0.7	-	-	-	-	-	-	2	-6			
	0.6	-	-	-	-	-	-	-	-			
	0.5	-	-	-	-	-	-	-	-			
	0.4	-	-	-	-	-	-	-	-			

$\triangle$ tIS, $\triangle$ tIH derating in [ps] AC/DC based AC220 Threshold -> $V_{IH(AC)}$ = $V_{REF(DC)}$ + 220mV, $V_{IL(AC)}$ = $V_{REF(DC)}$ - 220mV DC130 Threshold -> $V_{IH(DC)}$ = $V_{REF(DC)}$ + 130mV, $V_{IL(DC)}$ = $V_{REF(DC)}$ - 130mV												
			CK_t, CK_c Differential Slew Rate									
		1.6	1.6 V/ns 1.4 V/ns 1.2 V/ns									
		∆tis	∆tIH	∆tIS	∆tIH	∆tis	∆tiH	∆tis	∆tıн			
CA, CS_n Slew	2.0	-	-	-	-	-	-	-	-			
Rate V/ns	1.5	-	-	-	-	-	-	-	-			
	1.0	32	32	-	-	-	-	-	-			
	0.9	29	27	45	43	-	-	-	-			
	0.8	24	19	40	35	56	55	-	-			
	0.7	18	10	34	26	50	46	66	78			
	0.6	10	-3	26	13	42	33	58	65			
	0.5	-	-	4	-4	20	16	36	48			
	0.4	-	-	-	-	-7	2	17	34			

Table 218 Derating Values LPDDR2 tDS/tDH - AC/DC based AC300

$ \triangle \text{tDS,} \triangle \text{tDH derating in [ps] AC/DC based} \\ \text{AC300 Threshold -> V}_{\text{IH(AC)}} = \text{V}_{\text{REF(DC)}} + 300\text{mV, V}_{\text{IL(AC)}} = \text{V}_{\text{REF(DC)}} - 300\text{mV} \\ \text{DC200 Threshold -> V}_{\text{IH(DC)}} = \text{V}_{\text{REF(DC)}} + 200\text{mV, V}_{\text{IL(DC)}} = \text{V}_{\text{REF(DC)}} - 200\text{mV} \\ \text{V}_{\text{IL(DC)}} = \text{V}_{\text{REF(DC)}} + 200\text{mV} \\ \text{V}_{\text{IL(DC)}} = \text{V}_{\text{REF(DC)}} - 200\text{mV} \\ \text{V}_{\text{IL(DC)}} = \text{V}_{\text{REF(DC)}} + 200\text{mV} \\ \text{V}_{\text{IL(DC)}} = \text{V}_{\text{IL(DC)}} + 200\text{mV} \\ \text{V}_{\text{IL(DC)}} + 200\text{mV} \\ \text{V}_{\text{IL(DC)}} = \text{V}_{\text{IL(DC)}} + 200\text{mV} \\ \text{V}_{\text{IL(DC)}} = \text{V}_{\text{IL(DC)}} + 200\text{mV} \\ \text{V}_{$												
			DQS_t, DQS_c Differential Slew Rate									
		4.0	V/ns	3.0 V/ns		2.0	V/ns	1.8 V/ns				
		∆tIS	∆tIH	∆tIS	∆tIH	∆tis	∆tIH	∆tis	∆tıн			
CA, CS_n Slew Rate V/ns	2.0	150	100	150	100	150	100	-	-			
	1.5	100	67	100	67	100	67	116	83			
	1.0	0	0	0	0	0	0	16	16			
	0.9	-	-	-4	-8	-4	-8	12	8			
	0.8	-	-	-	-	-12	-20	4	-4			
	0.7	-	-	-	-	-	-	-3	-18			
	0.6	-	-	-	-	-	-	-	-			
	0.5	-	-	-	-	-	-	-	-			
	0.4	-	-	-	-	-	-	-	-			

			DQS_t, DQS_c Differential Slew Rate									
		1.6	V/ns	1.4	1.4 V/ns 1.		V/ns	1.0 V/ns				
		∆tis	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH	∆tıs	∆tIH			
CA, CS_n Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-			
rate V/IIS	1.5	-	-	-	-	-	-	-	-			
	1.0	32	32	-	-	-	-	-	-			
	0.9	28	24	44	40	-	-	-	-			
	0.8	20	12	36	28	52	48	-	-			
	0.7	13	-2	29	14	45	34	61	66			
	0.6	2	-21	18	-5	34	15	50	47			
	0.5	-	-	-12	-32	4	-12	20	20			
	0.4	-	-	-	-	-35	-40	-11	-8			

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 46 - Derating Values for DDR2- 400, DDR2- 533 and Table 47 - Derating Values for DDR2- 667, DDR2- 800 in the in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2- 1066) and Table 43 - Derating Values for DDR2- 1066 in thee *JESD208*.

Also see Table 104 - CA and CS\_n Setup and Hold Base-Values for 1V/ns, Table 105 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220 and Table 106 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC300 in the *JESD209-2B*.

#### PASS Condition

The measured time interval between the address/control setup time and the respective clock crossing point should be within the specification limit.

## Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Trigger on either rising or falling edge of the address/control signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross  $V_{IH(AC)}$ .
- 4 Find all crossings on falling edge of the signal under test that cross  $V_{IL(AC)}$ .
- 5 For all the crossings found, locate the nearest Clock crossings that cross OV.

Note: For LPDDR2 with PUT=CA option, the Clock crossing could be Clock rising or Clock falling. For other cases, the Clock crossing must be Clock rising only.

- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as tIS
- 7 Collect all measured tIS.
- 8 Report the worst tIS measured as test result.
- 9 Measure the mean slew rate for all the ADD/CMD and CK edges.
- 10 Use the mean slew rate for ADD/CMD and CK to determine the  $\Delta$ tIS derating value based on the derating tables.
- 11 The test limit for tIS test =  $tIS(base) + \Delta tIS$ .

tIH(derate), Address and Control Input Hold Time with Derating Support - Test Method of Implementation

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) hold time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- · Address Signal OR Control Signal OR Command/Address
- · Clock Signal

Signals required to perform the test on the oscilloscope:

- · Address Signal OR Control Signal OR Command/Address
- · Clock Signal

Test Definition Notes from the Specification

Table 219 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-4	DDR2-400		DDR2-533		Specific Notes
		Min	Max	Min	Max	_	
Address and control input hold time	tIH(base)	475	х	375	х	ps	5,7,9,23

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max	_	
Address and control input hold time	tIS(base)	275	Х	250	Х	ps	5,7,9,23,29

Table 220 Derating Values for DDR2-400, DDR2-533

			tIS, tIH Derati	ng Values for I	DDR2-400, DD	R2-533			
					CK, CK Differ	ential Slew Rat	te		
		2.0	V/ns	1.5	1.5 V/ns		V/ns		
		∆tıs	∆tIH	∆tis	∆tıH	∆tıs	∆tIH	Units	Notes
Command/Address	4.0	187	94	217	124	247	154	ps	1
Slew Rate V/ns	3.5	179	89	200	119	239	149		
	3.0	167	83	197	113	227	143	_	
	2.5	150	75	180	105	210	135	_	
	2.0	125	45	155	75	185	105	_	
	1.5	83	21	113	51	143	81		
	1.0	0	0	30	30	60	60	_	
	0.9	-11	-14	19	16	49	46		
	0.8	-25	-31	5	-1	35	29		
	0.7	-43	-54	-13	-24	17	6	_	
	0.6	-67	-83	-37	-53	-7	-23	_	
	0.5	-110	-125	-80	-95	-50	-65	_	
	0.4	-175	-188	-145	-158	-115	-128	_	
	0.3	-285	-292	-255	-262	-225	-232	_	
	0.25	-350	-375	-320	-345	-290	-315	_	
	0.2	-525	-500	-495	-470	-455	-440	_	
	0.15	-800	-708	-770	-678	-740	-648		
	0.1	-1450	-1125	-1420	-1095	-1390	-1065	_	

Table 221 Derating Values for DDR2-667, DDR2-800

			tIS, tIH Derati	ing Values for I	DDR2-667, DD	R2-800			
					CK, CK Differ	ential Slew Ra	te		
		2.0	V/ns	1.5	V/ns	1.0	V/ns		
		∆tıs	∆tIH	∆tIS	∆tıн	∆tIS	∆tIH	Units	Notes
Command/Address Slew Rate V/ns	4.0	150	94	180	124	210	154	ps	1
Siew Rate V/ns	3.5	143	89	173	119	203	149	_	
	3.0	133	83	163	113	193	143		
	2.5	120	75	150	105	180	135		
	2.0	100	45	130	75	160	105	_	
	1.5	67	21	97	51	127	81		
	1.0	0	0	30	30	60	60	_	
	0.9	-5	-14	25	16	55	46	-	
	0.8	-13	-31	17	-1	47	29		
	0.7	-22	-54	8	-24	38	6	_	
	0.6	-34	-83	-4	-53	26	-23	_	
	0.5	-60	-125	-30	-95	0	-65	_	
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232	_	
	0.25	-200	-375	-170	-345	-140	-315	_	
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648	_	
	0.1	-1000	-1125	-970	-1095	-940	-1065	_	

Table 222 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
Address and control input setup time	tIH(base)	200	Х	ps	5,7,9,19,24

Table 223 Derating Values for DDR2-1066

			tIS, tIH I	Derating Value	s for DDR2-10	66			
					CK, CK Differ	ential Slew Ra	te		
		2.0	V/ns	1.5	V/ns	1.0	V/ns		
		∆tis	∆tIH	∆tIS	∆tıн	∆tIS	∆tIH	Units	Notes
Command/Address Slew Rate V/ns	4.0	150	94	180	124	210	154	ps	1
Siew Rate V/ns	3.5	143	89	173	119	203	149	_	
	3.0	133	83	163	113	193	143		
	2.5	120	75	150	105	180	135	_	
	2.0	100	45	130	75	160	105	_	
	1.5	67	21	97	51	127	81	_	
	1.0	0	0	30	30	60	60		
	0.9	-5	-14	25	16	55	46		
	0.8	-13	-31	17	-1	47	29		
	0.7	-22	-54	8	-24	38	6		
	0.6	-34	-83	-4	-53	26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128	_	
	0.3	-168	-292	-138	-262	-108	-232	_	
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648	_	
	0.1	-1000	-1125	-970	-1095	-940	-1065	_	

Table 224 CA and CS\_n Setup and Hold Base-Values for 1V/ns

Symbol		LPDDR2						Reference
	1066	933	800	667	533	466	_	
tIH(base)	90	120	160	240	330	390	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 130mV$

Symbol		LPDDR2				Reference
	400	333	266	200	_	
tIH(base)	400	540	700	950	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /-200 \text{mV}$

Table 225 Derating Values LPDDR2 tIS/tIH - AC/DC based AC220

		$\triangle$ ttS, $\triangle$ tlH derating in [ps] AC/DC based AC220 Threshold -> V <sub>IH</sub> (AC) = V <sub>REF</sub> (DC) + 220mV, V <sub>IL</sub> (AC) = V <sub>REF</sub> (DC) - 220mV DC130 Threshold -> V <sub>IH</sub> (DC) = V <sub>REF</sub> (DC) + 130mV, V <sub>IL</sub> (DC) = V <sub>REF</sub> (DC) - 130mV											
		CK_t, CK_c Differential Slew Rate											
		4.0	4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns										
		∆tIS	∆tIH	∆tıs	∆tIH	∆tıs	∆tIH	∆tıs	∆tIH				
CA, CS_n Slew Rate V/ns	2.0	110	65	110	65	110	65	-	-				
	1.5	74	43	73	43	73	43	89	59				
	1.0	0	0	0	0	0	0	16	16				
	0.9	-	-	-3	-5	-3	-5	13	11				
	0.8	-	-	-	-	-8	-13	8	3				
	0.7	-	-	-	-	-	-	2	-6				
	0.6	-	-	-	-	-	-	-	-				
	0.5	-	-	-	-	-	-	-	-				
	0.4	-	-	-	-	-	-	-	-				

		CK_t, CK_c Differential Slew Rate											
		1.6	1.6 V/ns 1.4 V/ns 1.2 V/ns 1.0 V/ns										
		∆tis	$\triangle$ tis $\triangle$ tih $\triangle$ tis $\triangle$ tih $\triangle$ tis $\triangle$ tih $\triangle$ tis $\triangle$ tih										
CA, CS_n Slew	2.0	-	-	-	-	-	-	-	-				
Rate V/ns	1.5	-	-	-	-	-	-	-	-				
	1.0	32	32	-	-	-	-	-	-				
	0.9	29	27	45	43	-	-	-	-				
	0.8	24	19	40	35	56	55	-	-				
	0.7	18	10	34	26	50	46	66	78				
	0.6	10	-3	26	13	42	33	58	65				
	0.5	-	-	4	-4	20	16	36	48				
	0.4	-	-	-	-	-7	2	17	34				

Table 226 Derating Values LPDDR2 tDS/tDH - AC/DC based AC300

		4.0	4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns										
		∆tIS	∆tIH	∆tis	∆tIH	∆tis	∆tIH	∆tis	∆tIH				
CA, CS_n Slew Rate V/ns	2.0	150	100	150	100	150	100	-	-				
	1.5	100	67	100	67	100	67	116	83				
	1.0	0	0	0	0	0	0	16	16				
	0.9	-	-	-4	-8	-4	-8	12	8				
	0.8	-	-	-	-	-12	-20	4	-4				
	0.7	-	-	-	-	-	-	-3	-18				
	0.6	-	-	-	-	-	-	-	-				
	0.5	-	-	-	-	-	-	-	-				
	0.4	-	-	-	-	-	-	-	-				

			CK_t, CK_c Differential Slew Rate										
		1.6	1.6 V/ns 1.4 V/ns 1.2 V/ns 1.0 V/ns										
		∆tIS	$\triangle$ tis $\triangle$ tih $\triangle$ tis $\triangle$ tih $\triangle$ tis $\triangle$ tih $\triangle$ tis $\triangle$ tih										
CA, CS_n Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-				
Rate V/ns	1.5	-	-	-	-	-	-	-	-				
	1.0	32	32	-	-	-	-	-	-				
	0.9	28	24	44	40	-	-	-	-				
	0.8	20	12	36	28	52	48	-	-				
	0.7	13	-2	29	14	45	34	61	66				
	0.6	2	-21	18	-5	34	15	50	47				
	0.5	-	-	-12	-32	4	-12	20	20				
	0.4	-	-	-	-	-35	-40	-11	-8				

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 46 - Derating Values for DDR2- 400, DDR2- 533 and Table 47 - Derating Values for DDR2- 667, DDR2- 800 in the in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2- 1066) and Table 43 - Derating Values for DDR2- 1066 in thee *JESD208*.

Also see Table 104 - CA and CS\_n Setup and Hold Base-Values for 1V/ns, Table 105 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220 and Table 106 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC300 in the *JESD209-2B*.

#### PASS Condition

The measured time interval between the address/control hold time and the respective clock crossing point should be within the specification limit.

# Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Trigger on either rising or falling edge of the address/control signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross  $V_{\text{IL}(DC)}$ .
- 4~ Find all crossings on falling edge of the signal under test that cross  $V_{\text{IH}(\text{DC})}\!.$
- 5 For all the crossings found, locate the nearest Clock crossings that cross OV.

Note: For LPDDR2 with PUT=CA option, the Clock crossing could be Clock rising or Clock falling. For other cases, the Clock crossing must be Clock rising only.

- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as tIH
- 7 Collect all measured tIH.
- 8 Report the worst tIH measured as test result.
- 9 Measure the mean slew rate for all the ADD/CMD and CK edges.
- 10 Use the mean slew rate for ADD/CMD and CK to determine the  $\Delta tIH$  derating value based on the derating tables.
- 11 The test limit for tIH test = tIH(base) +  $\Delta$ tIH.

# tVAC (CS, CA), Time Above $V_{IH(AC)}/Below\ V_{IL(AC)}$ - Test Method of Implementation

The purpose of this test is to verify that the time the command/address signal is above  $V_{IH(AC)}$  and below  $V_{IL(AC)}$  is within the conformance limits as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

· Command/Address Signal (LPDDR2 only) OR

· Control Signal

Signals required to perform the test on the oscilloscope:

· Command/Address Signal OR

· Control Signal

Test Definition Notes from the Specification

Table 227 Required time tVAC above  $V_{IH(AC)}$  {below  $V_{IL(AC)}$ } for valid transition

Slew Rate	tVAC @ 3	300 mV [ps]	tVAC @ 220	) mV [ps]
	Min	Max	Min	Max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	1
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-

Test References

See Table 107 - Required time tVAC above  $V_{IH(AC)}$  {below  $V_{IL(AC)}$ } for valid transition in the JESD209-2B.

# **PASS Condition**

The worst measured tVAC(CS, CA) should be within the specification limit.

- 1 Pre-condition the oscilloscope setting.
- 2 Trigger on either a rising or falling edge of the command/address/control signal under test.
- 3 Find all of the rising/falling edges of the signal under tests that cross  $V_{IL(AC)}$ .
- 4 Find all of the rising/falling edges of the signal under tests that cross  $V_{IH(AC)}$ .
- 5 tVAC(CS,CA) is the time interval starting from a rising  $V_{IH(AC)}$  crossing point and ending at the following falling  $V_{IH(AC)}$  crossing point.
- 6 tVAC(CS,CA) is also the time interval starting from a falling  $V_{IL(AC)}$  crossing point and ending at the following rising  $V_{IL(AC)}$  crossing point.
- 7 Collect all tVAC(CS,CA) results.
- 8 Determine the worst result from the set of tVAC(CS,CA) measured.
- 9 Report the worst result from the set of tVAC(CS,CA) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst tVAC(CS,CA) and slew rate reported.

# tIPW, Address and Control Input Pulse Width - Test Method of Implementation

The purpose of this test is to verify that the width of the high or low level of address or control or command/address signal must be within the conformance limit as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: DDR2. LPDDR2 Signal cycle of interest: WRITE Require Read/Write separation: No

Signal(s) of Interest:

- Address Signal (DDR2 only) OR Command/Address Signal (LPDDR2 only) OR Control Signal Signals required to perform the test on the oscilloscope:
- · Address Signal (DDR2 only) OR Command/Address Signal (LPDDR2 only) OR Control Signal

Test Definition Notes from the Specification

Table 228 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-53	3	Units	Specific Notes	
		Min	Max	Min	Max			
Control & Address input pulse width for each input	tIPW	0.6	х	0.6	Х	tCK		

Parameter	Symbol	DDR2-667		DDR2-80	00	Units <sup>34</sup>	Specific Notes	
		Min	Max	Min	Max		Notes	
Control & Address input pulse width for each input	tIPW	0.6	Х	0.6	х	tCK(avg)		

## Table 229 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units <sup>29</sup>	Specific Notes
		Min	Max		
Control & Address input pulse width for each input	tIPW	0.6	х	tCK(avg)	

# Table 230 LPDDR2 AC Timing Table

Parameter	Symbol	Min Max	Min					L	.PDDR2					Unit
		IVIdX	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
					Commar	d Addres	s Input Pa	rameters*	14					
Address and control input pulse width	tIPW	Min							0.40					t <sub>CK(avg)</sub>

# Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

## **PASS Condition**

The worst measured tIPW shall be within the specification limit.

- 1 Pre-condition the oscilloscope settings.
- 2 Triggered on either rising or falling edge of the command/address/control signal under test.
- 3 Find all crossings on rising/falling edge of the signal under test that cross  $V_{\text{REF}}$ .
- 4 tIPW is time started from a rising/falling edge of the signal under test and ended at the following falling/rising (following edge should not same direction) edge.
- 5 Collect all tIPW.
- 6 Determine the worst result from the set of tIPW measured.

# tISCKE, CKE Input Setup Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) setup time to the associated clock crossing edge must be within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE Require Read/Write Separation: No

Signal(s) of Interest:

· Clock Enable Signal

Signals required to perform the test on the oscilloscope:

- · Clock Enable Signal
- Clock Signal

Test Definition Notes from the Specification

Table 231 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min					ı,	LPDDR2					Unit
		Max	<sup>t</sup> CK	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
					(	CKE Input	Paramete	rs* <sup>14</sup>						
CKE input setup time	tISCKE	Min							0.25					t <sub>CK(avg)</sub>

#### Test References

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The measured time interval between Clock Enable (CKE) setup time to respective clock crossing point shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the Clock Enable signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross V<sub>IH(AC)</sub>.
- 4 Find all crossings on falling edge of the signal under test that cross V<sub>II (AC)</sub>.
- 5 For all the crossings found, locate the nearest rising Clock crossings on the right that cross OV.
- 6 Take the time difference of the signal under test's crossings to the corresponding clock crossing as tISCKE.
- 7 Collect all measured tISCKE.
- 8 Report the worst tISCKE measured as test result.
- 9 Compare the test result to the compliance test limit.

# tIHCKE, CKE Input Hold Time - Test Method of Implementation

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) hold time to the associated clock crossing edge must be within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE Require Read/Write Separation: No

Signal(s) of Interest:

Clock Enable Signal

Signals required to perform the test on the oscilloscope:

- · Clock Enable Signal
- · Clock Signal

Test Definition Notes from the Specification

Table 232 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min					l	.PDDR2					Unit
		Max	tck	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
					C	CKE Input	Paramete	rs* <sup>14</sup>						
CKE input hold time	tIHCKE	Min							0.25					t <sub>CK(avg)</sub>

## Test References

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The measured time interval between Clock Enable (CKE) hold time to respective clock crossing point shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the Clock Enable signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross  $V_{II}$  (DC).
- 4 Find all crossings on falling edge of the signal under test that cross V<sub>IH(DC)</sub>.
- 5 For all the crossings found, locate the nearest rising Clock crossings on the right that cross OV.
- 6 Take the time difference of the signal under test's crossings to the corresponding clock crossing as tIHCKE.
- 7 Collect all measured tIHCKE.
- 8 Report the worst tIHCKE measured as test result.
- 9 Compare the test result to the compliance test limit.

# tISCKEb, CKE Input Setup Time (Boot Parameter) - Test Method of Implementation

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) setup time to the associated clock crossing edge for boot parameter must be within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE Require Read/Write Separation: No

Signal(s) of Interest:

Clock Enable Signal

Signals required to perform the test on the oscilloscope:

- · Clock Enable Signal
- · Clock Signal

Test Definition Notes from the Specification

Table 233 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min		LPDDR2						Unit			
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
				В	oot Paran	neters (10	) MHz - 5	5 MHz))* <sup>8</sup>	,10,11					
CKE input setup time	tISCKEb	Min							2.5					ns

#### Test References

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The measured time interval between Clock Enable (CKE) setup time to respective clock crossing point shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the Clock Enable signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross V<sub>IH(AC)</sub>.
- 4 Find all crossings on falling edge of the signal under test that cross V<sub>II (AC)</sub>.
- 5 For all the crossings found, locate the nearest rising Clock crossings on the right that cross OV.
- 6 Take the time difference of the signal under test's crossings to the corresponding clock crossing as tIHCKE.
- 7 Collect all measured tISCKEb.
- 8 Report the worst tISCKEb measured as test result.
- 9 Compare the test result to the compliance test limit.

# tlHCKEb, CKE Input Hold Time (Boot Parameter) - Test Method of Implementation

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) hold time to the associated clock crossing edge for boot parameter must be within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only Signal cycle of interest: WRITE Require Read/Write Separation: No

Signal(s) of Interest:
Clock Enable Signal

Signals required to perform the test on the oscilloscope:

- · Clock Enable Signal
- · Clock Signal

Test Definition Notes from the Specification

Table 234 LPDDR2 AC Timing Table

Parameter	Symbol	Min	Min					į.	.PDDR2					Unit
		Max	t <sub>CK</sub>	1066	933	800	677	533	466* <sup>5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	-
				В	oot Parar	neters (10	) MHz - 5	5 MHz))* <sup>8</sup>	,10,11					
CKE input hold time	tIHCKEb	Min		-					2.5					ns

# Test References

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The measured time interval between Clock Enable (CKE) hold time to respective clock crossing point shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the Clock Enable signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross  $V_{II}$  (DC).
- 4 Find all crossings on falling edge of the signal under test that cross V<sub>IH(DC)</sub>.
- 5 For all the crossings found, locate the nearest rising Clock crossings on the right that cross OV.
- 6 Take the time difference of the signal under test's crossings to the corresponding clock crossing as tIHCKEb.
- 7 Collect all measured tIHCKEb.
- 8 Report the worst tIHCKEb measured as test result.
- 9 Compare the test result to the compliance test limit.

Command and Address Timing (CAT) Tests

Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# 18 Custom Mode Read-Write Eye-Diagram Tests

Probing for Custom Mode Read-Write Eye Diagram Tests / 326 User Defined Real-Time Eye Diagram Test for Read Cycle Method of Implementation / 329 User Defined Real-Time Eye Diagram Test for Write Cycle Method of Implementation / 330

This section provides the Methods of Implementation (MOIs) for Advanced Debug Mode Read-Write Eye-Diagram tests using a Keysight 80000B or 90000A Series Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.



# Probing for Custom Mode Read-Write Eye Diagram Tests

When performing the Custom Mode Read-Write Eye Diagram tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections as shown in Figure 36.




Figure 36 Probing for Custom Mode Read-Write Eye Diagram Tests

You can use any of the oscilloscope channels as the Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 36 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 349.

# Test Procedure

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 27.
- 2 Ensure that the RAM reliability test software is running on the computer systems where the DDR2 Device Under Test (DUT) is attached. This software will perform a test on all the unused RAM on the system by producing repetitive bursts of read-write data signals to the DDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2 devices.
- 4 Connect the oscilloscope probes to any of the oscilloscope channels.
- 5 In the DDR2 Test application, click the Set Up tab.
- 6 Select Custom as the Test Mode option. This selection shows an additional command button -Set Mask File.




Figure 37 Selecting Custom Test Mode

7 Click this button to view or select test mask files for eye diagram tests.




Figure 38 Selecting Test Mask for Eye Diagram Tests

8 Advanced Debug Mode also allows you to type in the data rate of the DUT signal.

- 9 Type in or select the Device Identifier as well as the User Description from the drop-down list. Enter your comments in the Comments text box.
- 10 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group




Figure 39 Selecting Advanced Debug Read-Write Eye-Diagram Tests

11 Follow the DDR2 Test application's task flow to set up the configuration options, run the tests and view the tests results.

# User Defined Real-Time Eye Diagram Test for Read Cycle Method of Implementation

The Advanced Debug Mode Read-Write Eye Diagram test can be divided into two sub-tests. One of them is the User Defined Real-Time Eye Diagram Test for Read Cycle. There is no available specification on the eye test in JEDEC specifications. Mask testing is definable by the customers for their evaluation tests purpose. The purpose of this test is to automate all the required setup procedures in order to generate an eye diagram for the DDR2 data READ cycle. This additional feature of mask test allows you to perform evaluation and debugging on the created eye diagram. The test will show a fail status if the total failed waveforms is greater than 0.

# Signals of Interest

Signal cycle of interest: READ

Signal(s) of Interest:

Data Signal (supported by Data Strobe Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT DQ Signal
- · Supporting Pin DQS Signal

- 1 Use the Setup time and Hold time to find and capture the Read cycle.
- 2 Setup the oscilloscope to generate eye diagram.
- 3 Start the mask test.
- 4 Loop until the number of required waveforms is acquired.
- 5 Obtain and display the total failed waveforms as the test result.

# User Defined Real-Time Eye Diagram Test for Write Cycle Method of Implementation

Just as in the previous test, there is no available specification on the eye diagram test in the JEDEC specifications for User Defined Real-Time Eye Diagram Test for Write Cycle. Mask testing is definable by the customers for their evaluation tests purpose. The purpose of this test is to automate all the required setup procedures in order to generate an eye diagram for the DDR2 data WRITE cycle. This additional feature of mask test allows you to perform evaluation and debugging on the created eye diagram. The test will show a fail status if the total failed waveforms is greater than 0.

# Signals of Interest

Signal cycle of interest: WRITE

Signal(s) of Interest:

Data Signal (supported by Data Strobe Signal)

Signals required to perform the test on the oscilloscope:

- · Pin Under Test, PUT DQ Signal
- · Supporting Pin DQS Signal

- 1 Use the Setup time and Hold time to find and capture the Write cycle.
- 2 Setup the oscilloscope to generate eye diagram.
- 3 Start the mask test.
- 4 Loop until the number of required waveforms is acquired.
- 5 Return the total failed waveforms as the test result.

Keysight D9020DDRC DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation

# 19 Calibrating the Infiniium Oscilloscope and Probe

Required Equipment for Oscilloscope Calibration / 332 Internal Calibration / 333 Required Equipment for Probe Calibration / 336 Probe Calibration / 337 Verifying the Probe Calibration / 345

This section describes the Keysight Infiniium digital storage oscilloscope calibration procedures.



# Required Equipment for Oscilloscope Calibration

To calibrate the Infiniium oscilloscope in preparation for running the DDR2 automated tests, you need the following equipment:

- Keyboard, qty = 1, (provided with the Keysight Infiniium oscilloscope).
- · Mouse, qty = 1, (provided with the Keysight Infiniium oscilloscope).
- Precision 3.5 mm BNC to SMA male adapter, Keysight p/n 54855-67604, qty = 2 (provided with the Keysight Infiniium oscilloscope).
- Calibration cable (provided with the 80000B and 90000A series Infiniium oscilloscopes). Use a good quality 50  $\Omega$  BNC cable.
- · BNC shorting cap.




Figure 40 Accessories Provided with the Keysight Infiniium Oscilloscope

# Internal Calibration

This will perform an internal diagnostic and calibration cycle for the oscilloscope. For the Keysight oscilloscope, this is referred to as Calibration. This Calibration will take about 20 minutes. Perform the following steps:

- 1 Set up the oscilloscope with the following steps:
  - a Connect the keyboard, mouse, and power cord to the rear of the oscilloscope.
  - b Plug in the power cord.
  - c Turn on the oscilloscope by pressing the power button located on the lower left of the front panel.
  - d Allow the oscilloscope to warm up at least 30 minutes prior to starting the calibration procedure in step 3 below.
- 2 Locate and prepare the accessories that will be required for the internal calibration:
  - a Locate the BNC shorting cap.
  - b Locate the calibration cable.
  - c Locate the two Keysight precision SMA/BNC adapters.
  - d Attach one SMA adapter to the other end of the calibration cable hand tighten snugly.
  - e Attach another SMA adapter to the other end of the calibration cable hand tighten snugly.
- 3 Referring to Figure 41 below, perform the following steps:
  - a Click on the Utilities>Calibration menu to open the Calibration dialog box.




Figure 41 Accessing the Calibration Menu

- 4 Referring to Figure 42 below, perform the following steps to start the calibration:
  - b Uncheck the Cal Memory Protect checkbox.
  - c Click the Start button to begin the calibration.



Figure 42 Oscilloscope Calibration Window

d During the calibration of channel 1, if you are prompted to perform a Time Scale Calibration, as shown in Figure 43 below.




Figure 43 Time Scale Calibration Dialog box

- e Click on the Std+Dflt button to continue the calibration, using the Factory default calibration factors.
- f When the calibration procedure is complete, you will be prompted with a Calibration Complete message window. Click the OK button to close this window.
- g Confirm that the Vertical and Trigger Calibration Status for all Channels passed.
- h Click the Close button to close the calibration window.
- i The internal calibration is completed.
- i Read NOTE below.

NOTE

These steps do not need to be performed every time a test is run. However, if the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, this calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the Utilities>Calibration menu.

# Required Equipment for Probe Calibration

Before performing DDR2 tests you should calibrate the probes. Calibration of the solder-in probe heads consist of a vertical calibration and a skew calibration. The vertical calibration should be performed before the skew calibration. Both calibrations should be performed for best probe measurement performance.

The calibration procedure requires the following parts.

- · BNC (male) to SMA (male) adaptor
- Deskew fixture
- · 50  $\Omega$  SMA terminator

# Probe Calibration

## Connecting the Probe for Calibration

For the following procedure, refer to Figure 44 below.

- 1 Connect BNC (male) to SMA (male) adaptor to the deskew fixture on the connector closest to the yellow pincher.
- 2 Connect the 50  $\Omega$  SMA terminator to the connector farthest from yellow pincher.
- 3 Connect the BNC side of the deskew fixture to the Aux Out BNC of the Infiniium oscilloscope.
- 4 Connect the probe to an oscilloscope channel.
- 5 To minimize the wear and tear on the probe head, it should be placed on a support to relieve the strain on the probe head cables.
- 6 Push down the back side of the yellow pincher. Insert the probe head resistor lead underneath the center of the yellow pincher and over the center conductor of the deskew fixture. The negative probe head resistor lead or ground lead must be underneath the yellow pincher and over one of the outside copper conductors (ground) of the deskew fixture. Make sure that the probe head is approximately perpendicular to the deskew fixture.
- 7 Release the yellow pincher.






Figure 44 Solder-in Probe Head Calibration Connection Example

# Verifying the Connection

- 1 On the Infiniium oscilloscope, press the autoscale button on the front panel.
- 2 Set the volts per division to 100 mV/div.
- 3 Set the horizontal scale to 1.00 ns/div.
- 4 Set the horizontal position to approximately 3 ns. You should see a waveform similar to that in Figure 45 below.




Figure 45 Good Connection Waveform Example

If you see a waveform similar to that of Figure 46 below, then you have a bad connection and should check all of your probe connections.




Figure 46 Bad Connection Waveform Example

# Running the Probe Calibration and Deskew

1 On the Infiniium oscilloscope in the Setup menu, select the channel connected to the probe, as shown in Figure 47.





Figure 47 Channel Setup Window.






Figure 48 Channel Dialog Box

3 In the Probe Setup dialog box, select the Calibrate Probe... button.




Figure 49 Probe Setup Window.

- 4 In the Probe Calibration dialog box, select the Calibrated Atten/Offset radio button.
- 5 Select the Start Atten/Offset Calibration... button and follow the on-screen instructions for the vertical calibration procedure.




Figure 50 Probe Calibration Window.

- 6 Once the vertical calibration has successfully completed, select the Calibrated Skew... button.
- 7 Select the Start Skew Calibration... button and follow the on-screen instructions for the skew calibration.

At the end of each calibration, the oscilloscope will prompt you if the calibration was or was not successful.

# Verifying the Probe Calibration

If you have successfully calibrated the probe, it is not necessary to perform this verification. However, if you want to verify that the probe was properly calibrated, the following procedure will help you verify the calibration.

The calibration procedure requires the following parts:

- · BNC (male) to SMA (male) adaptor
- · SMA (male) to BNC (female) adaptor
- BNC (male) to BNC (male) 12 inch cable such as the Keysight 8120-1838
- Keysight 54855-61620 calibration cable (Infiniium oscilloscopes with bandwidths of 6 Ghz and greater only)
- Keysight 54855-67604 precision 3.5 mm adaptors (Infiniium oscilloscopes with bandwidths of 6 Ghz and greater only)
- · Deskew fixture

For the following procedure, refer to Figure 51.

- 1 Connect BNC (male) to SMA (male) adaptor to the deskew fixture on the connector closest to the yellow pincher.
- 2 Connect the SMA (male) to BNC (female) to the connector farthest from the yellow pincher.
- 3 Connect the BNC (male) to BNC (male) cable to the BNC connector on the deskew fixture to one of the unused oscilloscope channels. For infiniium oscilloscopes with bandwidths of 6 GHz and greater, use the 54855-61620 calibration cable and the two 54855-64604 precision 3.5 mm adaptors.
- 4 Connect the BNC side of the deskew fixture to the Aux Out BNC of the Infiniium oscilloscope.
- 5 Connect the probe to an oscilloscope channel.
- 6 To minimize the wear and tear on the probe head, it should be placed on a support to relieve the strain on the probe head cables.
- Push down on the back side of the yellow pincher. Insert the probe head resistor lead underneath the center of the yellow pincher and over the center conductor of the deskew fixture. The negative probe head resistor lead or ground lead must be underneath the yellow pincher and over one of the outside copper conductors (ground) of the deskew fixture. Make sure that the probe head is approximately perpendicular to the deskew fixture.
- 8 Release the yellow pincher.
- 9 On the oscilloscope, press the autoscale button on the front panel.
- 10 Select Setup menu and choose the channel connected to the BNC cable from the pull-down menu.
- 11 Select the Probes... button.
- 12 Select the Configure Probe System button.
- 13 Select User Defined Probe from the pull-down menu.
- 14 Select the Calibrate Probe... button.
- 15 Select the Calibrated Skew radio button.
- 16 Once the skew calibration is completed, close all dialog boxes.




Figure 51 Probe Calibration Verification Connection Example

- 17 Select the Start Skew Calibration... button and follow the on-screen instructions.
- 18 Set the vertical scale for the displayed channels to 100 mV/div.
- 19 Set the horizontal range to 1.00 ns/div.
- 20 Set the horizontal position to approximately 3 ns.
- 21 Change the vertical position knobs of both channels until the waveforms overlap each other.
- 22 Select the Setup menu choose Acquisition... from the pull-down menu.
- 23 In the Acquisition Setup dialog box enable averaging. When you close the dialog box, you should see waveforms similar to that in Figure 52.




Figure 52 Calibration Probe Waveform Example

NOTE

Each probe is calibrated with the oscilloscope channel to which it is connected. Do not switch probes between channels or other oscilloscopes, or it will be necessary to calibrate them again. It is recommended that the probes be labeled with the channel on which they were calibrated.

Calibrating the Infiniium Oscilloscope and Probe

# 20 InfiniiMax Probing



Figure 53 1134A InfiniiMax Probe Amplifier

Keysight recommends 116xA or 113xA probe amplifiers, which range from 3.5 GHz to 12 GHz.

Keysight also recommends the E2677A differential solder-in probe head. Other probe head options include N5381A InfiniiMax II 12 GHz differential solder-in probe head, N5382A InfiniiMax II 12 GHz differential browser, E2675A InfiniiMax differential browser probe head, N5425A InfiniiMax ZIF probe head and N5426A ZIF Tips.



Figure 54 E2677A / N5381A Differential Solder-in Probe Head



Table 235 Probe Head Characteristics (with 1134A probe amplifier)

Probe Head	Model	Differential Measurement	Single-Ended Measurement
	Number	(BW, input C, input R)	(BW, input C, input R)
Differential Solder-in	E2677A	7 GHz, 0.27 pF, 50 kOhm	7 GHz, 0.44 pF, 25 kOhm

Used with 1168A or 1169A probe amplifier, the E2677A differential solder-in probe head provides 10 GHz and 12 GHz bandwidth respectively.

A	DQS Falling Edge to CK Setup Time, 228	P
AC Differential Input Cross Point Voltage, 150, 152 AC Differential Input Voltage, 146, 148 AC Differential Output Cross Point Voltage, 174 Address and Control Input Hold Time, 300, 318 Address and Control Input Setup Time, 298	DQS Input High Pulse Width, 224 DQS Input Low Pulse Width, 226 DQS Latching Transition to Associated Clock Edge, 222 DQS Low-Impedance Time from CK/CK#, 214 DQS Output Access Time from CK/CK #, 196, 198, 200, 202, 204, 206 DQS-DQ Skew for DQS and Associated	precision 3.5 mm BNC to SMA male adapter, 332 probe calibration, 337 Probing for Clock Timing Tests, 192 Probing for Command Address Timing Tests, 296 Probing for Data Strobe Timing Tests, 210 Probing for Data Timing Tests, 256
Average Clock Period, 51 Average High Pulse Width, 43 Average Low Pulse Width, 45	DQ Signals, 218	Probing for Differential Signals AC Input Parameters Tests, 144 Probing for Differential Signals AC Output Parameters Tests, 172, 184,
BNC shorting cap, 332 BNC to SMA male adapter, 332	Half Period Jitter, 49 HTML report, 28	188 Probing for Measurement Clock Tests, 32 Probing for Overshoot/Undershoot Tests, 134
C calibrating the oscilloscope, 331 calibration cable, 332	in this book, 7 InfiniiScan software license, 6 Input Signal Minimum Slew Rate (Falling), 86,88	Probing for Single-Ended Signals AC Input Parameters Tests, 56, 100, 108, 120, 126
Clock Period Jitter, 34 Clock Timing (CT) Tests, 191 computer motherboard system, 6 configure, 28 connect, 28 Cumulative Error, 38 Cycle to Cycle Period Jitter, 36	Input Signal Minimum Slew Rate (Rising), 82, 84 internal calibration, 333  K keyboard, 6, 332	RAM reliability test software, 6 Read Cycle, 329 Read Postamble, 238, 240, 242, 244, 246, 248, 249, 250, 252 Read Preamble, 236 report, 28
D	L	required equipment and software, 6 required equipment for calibration, 332 results, 28
Data Strobe Timing (DST) Tests, 209 Data Timing Tests, 255 differential browser, 6 Differential DQ and DM Input Hold Time, 261, 263, 270, 281, 284, 287, 289, 290, 291, 293, 302, 309, 316, 320, 321, 322, 323 Differential DQ and DM Input Setup Time, 259 differential solder-in probe head, 6, 349 DQ Low-Impedance Time from CK/CK#, 216 DQ Out High Impedance Time From CK/CK#, 212 DQ Output Access Time from CK/CK#, 194 DQ/DQS Output Hold Time From DQS, 220	M  Maximum AC Input Logic High, 58, 60, 62, 154, 156, 158, 160, 162, 164, 166, 168  Maximum DC Input Logic Low, 64, 66, 68, 76, 78, 80  Minimum AC Input Logic Low, 70, 72, 74  mouse, 6, 332  O  over/undershoot tests, 133	run tests, 28  S select tests, 28 Serial Data Analysis and Clock Recovery software license, 6 Single-Ended DQ and DM Input Hold Time, 279 Single-Ended DQ and DM Input Setup Time, 277 SlewF, 86, 88 SlewR, 82, 84 start the DDR2 Compliance Test Application, 27  T
DQS Falling Edge Hold Time from CK, 230		tAC, 194 tCH(avg), 43, 45, 48, 53 tCK(avg), 51

```
tCL(avg), 46
tDH(base), 261, 263, 270
tDH1(base), 279
tDQSCK, 196
tDQSH, 224
tDQSL, 226
tDQSQ, 218
tDQSS, 222
tDS(base), 259
tDSH, 230
tDSS, 228
tERR(n per), 38, 41
tHZ(DQ), 212
tIH(base), 300, 318
tIS(base), 298
tJIT(cc), 36
tJIT(duty), 49
tJIT(per), 34
tLZ(DQ), 216
tLZ(DQS), 214
tQH, 220
tRPRE, 236
tRPST, 238, 240
tWPRE, 234
tWPST, 232
U
User Defined Real-Time Eye Diagram
    Test, 329, 330
V
VID(AC), 146
VIH(AC), 58, 60, 62, 102, 104, 105, 106,
    110, 112, 114, 116, 122, 124, 128, 130,
    131, 132, 154, 156, 158, 160, 162, 164,
166, 168
VIH(DC), 60, 62, 154, 156, 158, 160, 162,
    164, 166, 168
VIL(ac), 70, 72, 74
VIL(dc), 64, 66, 68, 76, 78, 80
VIX(AC), 150
VOX, 174
W
Write Cycle, 330
Write Postamble, 232
Write Preamble, 234
Ζ
ZIF probe, 6
ZIF tips, 6
```