Keysight DDR Bus Decoder

User's Guide



Notices

© Keysight Technologies 2008-2016

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Keysight Technologies as governed by United States and international copyright laws.

Software Release

06.30.0000

Edition

August 2016

Available in electronic format only

Keysight Technologies 1900 Garden of the Gods Road Colorado Springs, CO 80907 USA

Warranty

THE MATERIAL CONTAINED IN THIS DOCU-MENT IS PROVIDED "AS IS," AND IS SUB-JECT TO BEING CHANGED, WITHOUT NOTICE, IN FUTURE EDITIONS. FURTHER, TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, KEYSIGHT DISCLAIMS ALL WARRANTIES, EITHER EXPRESS OR IMPLIED WITH REGARD TO THIS MANUAL AND ANY INFORMATION CONTAINED HEREIN, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANT-ABILITY AND FITNESS FOR A PARTICULAR PURPOSE, KEYSIGHT SHALL NOT BE LIABLE FOR ERRORS OR FOR INCIDENTAL OR CON-SEQUENTIAL DAMAGES IN CONNECTION WITH THE FURNISHING, USE, OR PERFOR-MANCE OF THIS DOCUMENT OR ANY INFORMATION CONTAINED HEREIN. SHOULD KEYSIGHT AND THE USER HAVE A SEPARATE WRITTEN AGREEMENT WITH WARRANTY TERMS COVERING THE MATE-RIAL IN THIS DOCUMENT THAT CONFLICT WITH THESE TERMS, THE WARRANTY TERMS IN THE SEPARATE AGREEMENT WILL CONTROL.

Technology Licenses

The hard ware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

U.S. Government Rights

The Software is "commercial computer software," as defined by Federal Acquisition Regulation ("FAR") 2.101. Pursuant to FAR 12.212 and 27.405-3 and Department of Defense FAR Supplement ("DFARS") 227.7202, the U.S. government acquires commercial computer software under the same terms by which the software is customarily provided to the public. Accordingly, Keysight provides the Software to U.S. government customers under its standard commercial license, which is embodied in its End User License Agreement (EULA), a copy of which can be found at http://www.keysight.com/find/sweula. The license set forth in the EULA represents the exclusive authority by which the U.S. government may use, modify, distribute, or disclose the Software. The EULA and the license set forth therein, does not require or permit, among other things, that Keysight: (1) Furnish technical information related to commercial computer software or commercial computer software documentation that is not customarily provided to the public; or (2) Relinquish to, or otherwise provide, the government rights in excess of these rights customarily provided to the public to use, modify, reproduce, release, perform, display, or disclose commercial computer software or commercial computer software documentation. No additional government requirements beyond those set forth in the EULA shall apply, except to the extent that those terms, rights, or licenses are explicitly required from all providers of commercial computer software pursuant to the FAR and the DFARS and are set forth specifically in writing elsewhere in the EULA. Keysight shall be under no obligation to update, revise or otherwise modify the Software. With respect to any technical data as defined by FAR 2.101, pursuant to FAR 12.211 and 27.404.2 and DFARS 227.7102, the U.S. government acquires no greater than Limited Rights as defined in FAR 27.401 or DFAR 227.7103-5 (c), as applicable in any technical data.

Safety Notices

CAUTION

A CAUTION notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a CAUTION notice until the indicated conditions are fully understood and met.

WARNING

A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a WARNING notice until the indicated conditions are fully understood and met.

2

Safety Summary

The following general safety precautions must be observed during all phases of operation of this instrument. Failure to comply with these precautions or with specific warnings or operating instructions in the product manuals violates safety standards of design, manufacture, and intended use of the instrument. Keysight Technologies assumes no liability for the customer's failure to comply with these requirements. Product manuals are provided with your instrument on CD-ROM and/or in printed form. Printed manuals are an option for many products. Manuals may also be available on the Web. Go to www.keysight.com and type in your product number in the Search field at the top of the page.

General

Do not use this product in any manner not specified by the manufacturer. The protective features of this product may be impaired if it is used in a manner not specified in the operation instructions.

Before Applying Power

Verify that all safety precautions are taken. Make all connections to the unit before applying power. Note the instrument's external markings described in "Safety Symbols".

Ground the Instrument

If your product is provided with a grounding type power plug, the instrument chassis and cover must be connected to an electrical ground to minimize shock hazard. The ground pin must be firmly connected to an electrical ground (safety ground) terminal at the power outlet. Any interruption of the protective (grounding) conductor or disconnection of the protective earth terminal will cause a potential shock hazard that could result in personal injury.

Fuses

See the user's guide or operator's manual for information about line-fuse replacement. Some instruments contain an internal fuse, which is not user accessible.

Do Not Operate in an Explosive Atmosphere

Do not operate the instrument in the presence of flammable gases or fumes.

Do Not Remove the Instrument Cover

Only qualified, service-trained personnel who are aware of the hazards involved should remove instrument covers. Always disconnect the power cable and any external circuits before removing the instrument cover.

Cleaning

Clean the outside of the instrument with a soft, lint-free, slightly dampened cloth. Do not use detergent or chemical solvents.

Do Not Modify the Instrument

Do not install substitute parts or perform any unauthorized modification to the product. Return the product to an Keysight Sales and Service Office for service and repair to ensure that safety features are maintained.

In Case of Damage

Instruments that appear damaged or defective should be made inoperative and secured against unintended operation until they can be repaired by qualified service personnel.

CAUTION

A CAUTION notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a CAUTION notice until the indicated conditions are fully understood and met.

WARNING

A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a WARNING notice until the indicated conditions are fully understood and met.

Safety Symbols

Table 1 Safety Symbol

Symbol	Description
===	Direct current
\sim	Alternating current
$\overline{\sim}$	Both direct and alternating current
₃ ~	Three phase alternating current
3∼	Three phase alternating current
-	Earth ground terminal
	Protective earth ground terminal
<i>/</i>	Frame or chassis ground terminal
1	Terminal is at earth potential
\triangle	Equipotentiality
N	Neutral conductor on permanently installed equipment
L	Line conductor on permanently installed equipment
	On (mains supply)
(J)	Off (mains supply)
山	Stand by (mains supply). The instrument is not completely disconnected from the mains supply when the power switch is in the stand by position
	In position of a bi-stable push switch

Symbol	Description
	Out position of a bi-stable push switch
	Equipment protected throughout by DOUBLE INSULATION or REINFORCED INSULATION
\triangle	Caution, refer to accompanying documentation
4	Caution, risk of electric shock
4	Do not apply around or remove from HAZARDOUS LIVE conductors
4	Application around and removal from HAZARDOUS LIVE conductors is permitted
	Caution, hot surface
	lonizing radiation
CAT I	IEC Measurement Category I
CAT II	Measurement Category II
CAT III	Measurement Category III
CAT IV	Measurement Category IV

Compliance and Environmental Information

Table 2 Compliance and Environmental Information

Safety Symbol	Description
() 0	CSA is the Canadian certification mark to demonstrate compliance with the Safety requirements.
	The C-tick mark is a registered trademark of the Spectrum Management Agency of Australia. This signifies compliance with the Australia EMC Framework regulations under the terms of the Radio Communication Act of 1992.
CE	CE compliance marking to the EU Safety and EMC Directives. ISM GRP-1A classification according to the international EMC standard. ICES/NMB-001 compliance marking to the Canadian EMC standard.

Using the DDR Bus Decoder

The Keysight DDR memory bus decoder allows you to view transactions, commands, and data from a DDR2, DDR3, or DDR4 memory bus.

To use the automated test application, see:

- · Chapter 1, "About the Decoder" on page 11
- · Chapter 2, "Connecting to the Target System" on page 15
- · Chapter 3, "Configuring the Decoder" on page 17
- Chapter 4, "Capturing Data" on page 39
- Chapter 6, "Understanding the Listing" on page 45
- Chapter 7, "To filter or colorize the display" on page 57
- · Chapter 8, "Troubleshooting the Decoder" on page 59

See Also

- Chapter 5, "To convert to and from physical addresses" on page 41
- "Inverse assembly tools" (in the online help)
- "To install a tool" (in the online help)
- "To activate software licenses" (in the online help)

Contents

	Safety Summary 3 Compliance and Environmental Information 6 Using the DDR Bus Decoder 7
1	About the Decoder Installing Software and Licenses 12 B4661 License 13
2	Connecting to the Target System
3	Configuring the Decoder
	To load a configuration file 18 To create a configuration file 18 To load a configuration file from a previous version of the decoder 18
	To configure the decoder 20
	To customize physical address construction 23
	To set sampling positions 28 DDR3 Bus Overview 28 To set sampling positions for Command and Address 28 To set sampling positions manually 32
4	Capturing Data
5	To convert to and from physical addresses
6	Understanding the Listing
	Buses and Signals Captured by the Logic Analyzer 46 Command Symbols 51
	Buses Generated by the Decoder 53

DDR Bus Decoder User's Guide

Cycle Type 54

- 7 To filter or colorize the display
- 8 Troubleshooting the Decoder

Index

1 About the Decoder

The Keysight DDR memory bus decoder, used with a Keysight Technologies logic analyzer, allows you to decode and view transactions, commands, and data from a DDR2, DDR3, or DDR4 memory bus in your target system.

The DDR data bus is displayed as raw hexadecimal data. The decoder does not inverse assemble the data payload.

The decoder can work with any of the following memory bus standards:

- DDR2 SDRAM
- DDR3 SDRAM
- DDR4 SDRAM

The decoder works with a variety of Keysight memory bus probes, including:

- Keysight W2631A/B DDR2 x16 command and data probe
- Keysight W2632A DDR2 x16 BGA data probe
- Keysight W2633A/B DDR2 x8 BGA command and data probe
- Keysight W2634A DDR2 x8 BGA data probe
- Keysight W3631A DDR3 x16 command and data probe
- Keysight W3633A DDR3 x8 BGA command and data probe
- Keysight W4630-series DDR4 BGA Interposer for Logic Analyzers
- Keysight W4640-series DDR4 2-wing BGA Interposers for Logic Analyzers
- · Keysight N4821B DDR3 DIMM interposer
- Keysight N4830A DDR3 probe
- · Keysight N4834A DDR3 enhanced probe
- Keysight N4835A DDR3 DIMM interposer
- Keysight FS2501 DDR4 DIMM interpose
- Keysight FS2502 DDR4 SO-DIMM interpose

Related tools

The decoder includes an **Address Conversion Trigger** tool which can convert RAS/CAS addresses into physical addresses.

The **DDR Eyescan** tool helps you set the logic analyzer threshold and sampling positions for read data and write data signals.



Installing Software and Licenses

To use the DDR Bus Decoder software, you need to install the following software components from the Keysight web site at:www.keysight.com/find/lpa-sw-download.

- a The Decoder software works with the Keysight Logic and Protocol Analyzer software.

 Therefore, you must ensure that the Keysight Logic and Protocol Analyzer software is installed.
- b Install the "Keysight B4661A DDR/LPDDR Tools" package and follow the instructions on your Entitlement Certificate to enable its license (see "B4661 License" on page 13).

The "Keysight DDR Setup Assistant" software is included in the B4661A DDR/LPDDR Tools package and is installed automatically with this package installation. The DDR Setup Assistant is a standard software that does not require any license.

Several Keysight-provided standard configuration files are available for use with various probes when you install the DDR decoder software. These files are available at:

C:\Users\Public\Documents\Keysight Technologies\Logic Analyzer\Default Configs\Keysight\DDR Bus Decoder Default Configs

See Also

- For information on how to probe the signals, see the electronic manual for the Keysight probe you are using.
- "Inverse assembly tools" (in the online help)
- "To install a tool" (in the online help)

B4661 License

The **Address Conversion Trigger** tool functionality is available with the DDR Bus Decoder only when you have a B4661A_1 license installed for the DDR decoder. Contact Keysight Technologies sales representative to purchase this license.

You can check if this license is installed on your PC by clicking $Help > Software\ Licensing....$ in the Keysight Logic and Protocol Analyzer GUI.

See Also

• "To activate software licenses" (in the online help).

1 About the Decoder

DDR Bus Decoder User's Guide

Connecting to the Target System

The decoder is intended for use with Keysight's DDR2, DDR3, and DDR4 memory bus probes.

You need to connect the probe to your target system, then connect the logic analyzer pods to the probe.

For information on how to make these connections, see the manual for the probe you are using.



2 Connecting to the Target System

3 Configuring the Decoder

Configure the logic analyzer by loading a configuration file then adjusting the settings for your target system.

What to configure

- "To load a configuration file" on page 18
- · "To configure the decoder" on page 20
- "To set sampling positions" on page 28

Understanding sampling positions and latency settings

Sampling positions tell the logic analyzer when to sample each signal. If the sampling positions are not correct, data cannot be captured reliably.

Total Read Latency and **Total Write Latency** settings tell the decoder how to align the captured data. These values represent the total latency for your system and therefore should include parameters that affect total latency. If the latency settings are not correct, data will appear to be misaligned with the corresponding command in the waveform and listing displays.



To load a configuration file

Several Keysight provided configuration files are available for use with the DDR decoder.

When you load a configuration file, it will set up the buses and signals, add the decoder tool, and add a listing tool.

If you are using the decoder without an Keysight DDR2/DDR3 probe, see "To create a configuration file" on page 18.

To load a provided configuration file

To load a provided configuration file without restarting the Logic and Protocol Analyzer software:

- 1 Select File>Open....
- 2 Navigate to the configuration file. The default location is: On Windows 7

C:\Users\Public\Documents\Keysight Technologies\Logic Analyzer\Default Configs\Keysight\DDR Bus **Decoder Default Configs**

- 3 Select the DDR bus type.
- 4 Select the directory corresponding the model number of probe you are using and then choose a configuration file corresponding to the bus size and speed.
- 5 Select the file and click **Open**.

The provided configuration files are read-only. If you modify the configuration and want to save your work, select File>Save As... and save the configuration with a new name.

See also

To update an .ala configuration file which was saved using a previous version of the decoder, see "To load a configuration file from a previous version of the decoder" on page 18.

To create a configuration file

The provided configuration files are only valid when used with the corresponding Keysight DDR memory probe.

If you are using some other probing scheme, you must create your own configuration files. Extreme care must be taken to ensure that your configuration files meet the requirements of the decoder.

- · Use a provided configuration file as a model.
- Make sure that your configuration file has the same buses and signals as the provided configuration file. The name and size of each bus and signal must be exactly the same as it is in the provided configuration file.
- Verify that the buses and signals listed in "Buses and Signals Captured by the Logic Analyzer" on page 46 are all present.

To simplify the procedure of custom configuration file creation, Keysight provides the DDR/LPDDR Custom Configuration Creator tool. The tool ensures that all the layout information needed by DDR Decoder is included in the created configuration file.

This tool is a part of the Keysight DDR Setup Assistant and Eyefinder software package. Therefore, the tool is available only after you install this package. To know more about this tool, refer to its online help that gets installed with this tool's software.

To load a configuration file from a previous version of the decoder

When you upgrade the decoder, the new version of the decoder may have different input buses and signals. If you load an .ala configuration file which was saved with the old version of the decoder, you may see error messages. Follow this procedure to update the configuration file for the new decoder.

- 1 Open the .ala configuration file.
- 2 Write down the user preferences or take a screen shot of the user preferences.
- 3 Save the configuration file (with data) using the .xml format.
- 4 Open the Overview display and remove the decoder.
- 5 Load the .xml configuration file.
- 6 Add the decoder.
- 7 Restore the user preferences.
- 8 Save the configuration as using the .ala format.

To configure the decoder

Use the System Configuration dialog to tell the decoder which chip selects will be used by your target system and to specify details about how the bus works.

To open the System Configuration dialog

- · From the main menu bar, select Tools>DDR Bus Decoder>System Configuration, or
- In the Overview display, click the Properties button on the DDR Bus Decoder tool then select System Configuration.

Chip Selects

All of the chip selects that are being used in the system *must* be enabled; otherwise, the decoder will not function correctly. Likewise, any chip selects that are not used *must not* be enabled.

You must tell the decoder about the chip selects because chip selects are active low and unconnected logic analyzer channels float low. Without the enables, the decoder could not tell the difference between active and unconnected chip selects.

The decoder compares the chip selects which are enabled in this dialog with the CS# bits for each state captured by the logic analyzer. It will decode only those states where the chosen chip selects are active (low).

There can be 4, 8, or 16 chip selects, depending on the size of the STAT bus. (This is set by the configuration file, so that it matches the number of chip select signals captured by the probe you are using.) If the size of the STAT bus indicates that fewer than 16 chip selects are being used, the unused chip selects are disabled in the dialog.

For each of the enabled chip selects, choose which clock enable signal is used. A state will only be decoded when both an enabled chip select and the corresponding clock enable bit are active. The choices are determined by the number of bits in the CKE bus. If only CKE[0] is present, you do not need to make a selection.

Memory Type

Choose the type of memory you are using.

Rank Addressing...

This button is displayed only when you select DDR4_RDIMM/LRDIMM from the Memory Type listbox.

You use this button to select the appropriate rank addressing mode option based on the rank addressing being used for your DDR4 RDIMM device.

In the **Standard** DDR4 rank addressing, there is one CS# (chip select) line for each rank.

In the **3DS** rank addressing, there is only one CS# line for all the ranks. Therefore, the logical value of the C (Chip ID) bits is used to identify the rank being addressed in the decode. The number of Chip ID bits to be used for rank identification is as per the 3DS specifications.

From the available 3DS rank addressing options (2-high, 4-high, or 8-high), select the appropriate option based on whether your 3DS device has two, four, or eight logical ranks.

Based on the rank addressing mode that you select, the appropriate number of chip selects are displayed and enabled in the DDR System Configuration dialog. For instance, if you select the Quad CS rank addressing mode, four chip selects are enabled by default.

Memory Width

This value is used to compute physical addresses. For memory widths greater than 8 bits, the column address is padded with the appropriate number of 0 bits. You can see how this works by examining the Address Summary at the bottom of the dialog as you select different memory widths.

Row Bits and Column Bits

Choose the number of ADDR bits that are valid during RAS and CAS cycles. You can see how this works by examining the Address Summary at the bottom of the dialog as you select different values.

The number of bits selected for Column Bits excludes ADDR[10] and ADDR[12]. ADDR[10] is the auto precharge bit on CAS cycles. If the number of Column Bits is greater than or equal to 11, then column address [9:0] comes from ADDR [9:0], and column address [10] comes from ADDR [11]. Similarly, if the memory type is DDR3, ADDR[12] is used to determine the burst length and is not part of the column address.

The number of bits selected in Column Bits will match the number of yellow colored bits in the Address Summary.

Bank Group Bits

Select the number of active Bank Group bits for your system. This field is only applicable for DDR4 and therefore enabled only when you select DDR4 from the Memory Type listbox.

Total Read Latency and Total Write Latency

Enter the number of full clock cycles between the time that a read or write command appears on the bus and the time when valid data appears on the data bus. These values represent the total latency for your system and therefore should include parameters that affect total latency.

These latency settings are affected by several factors, including the inherent read latency of the memory part, the posted additive latency, write leveling, and the logic analyzer sample position.

Burst Type

Select the order of the bytes after the Read/Write Command (Sequential or Interleaved). The decoder uses this setting to calculate and display the appropriate physical address for each memory cycle.

Burst Length

Select the number of bursts after a Read/Write Command.

For DDR3 memory, the decoder will choose 4 or 8 burst depending on the value of ADDR[12].

DM Enable

Enables write data masking. This option is available only when the DM_W bus exists. If DM Enable is set, the decoder will apply the DM_W bits to the DATA_W bits before displaying the write data value in the "DDR Bus Decode" column.

For example, if:

DM = enabled
Memory Width = 32
DM_W = 0000 0011
DATA W = 0123 4567

then the decoder will display the data as:

mem write 0x 0123 45--

This option is disabled if the DM_W bus does not exist.

Address Mirroring (Odd Numbered Ranks)

Select this checkbox if address mirroring has been enabled on your SDRAM's odd-numbered ranks.

Single-edge clocking with data captures

This checkbox allows you to specify the clocking mode (Single-edge or Double-edge) used for data capture. Select this checkbox if you are capturing data on a single edge (rising or falling edge).

The Decoder uses the clocking mode selection to accurately decode and convert DDR clock states.

Row-Address Search Limit

This text box allows you to specify the limit for the number of row addresses that the Decoder should search to find a matching Activate corresponding to a Read or a Write command in the captured data.

This limit is specially useful when:

- · you have qualified the storage to NOT store the Activates.
- the Activate may not be available for some read/write commands. For instance, during the initialization phase of the DDR bus.

By specifying a shorter search limit, you can significantly reduce the processing time taken by the decoder in searching extensively for the matching Activates in situations such as those mentioned above.

However, if you notice that the search limit is so short that the Activates present in the trace are not being found by Decoder and the decode for Read/Write is showing "Row Address = Unknown", then you can increase this limit.

Physical Address Construction

Choose whether the physical (linear) addresses should be constructed from {BA,RA,CA} or {RA,BA,CA}. In most cases, the physical address is constructed from {BA,RA,CA}.

If your system uses a different convention, you need to create a .NET assembly to translate between a physical address and the various fields which make up a bus address. If this is the case, select "User supplied .NET assembly" and refer to "To customize physical address construction" on page 23.

Physical Address Summary

The address summary is a picture that shows how physical addresses will be constructed, based on user inputs for Memory Width, Row Bits, Column Bits, and Bank Address Location.

See Also

 To find the Row and Column Bits and Burst Length, refer to the technical data sheet for the DDR memory part you are using or capture data from a mode register set (MRS) cycle as the target system boots up.


To customize physical address construction

When to Customize the Physical Address Construction Algorithm

DDR memory systems use rank, bank address, row address and column address to construct a physical memory address. The algorithm for converting BA, RA and CA to physical address is implementation dependent. If your system constructs addresses using an order other than {BA,RA,CA}, you neet to provide an algorithm to translate the bits which the logic analyzer captures into the BA, RA, and CA values. This algorithm is in the form of a .NET assembly .dll.

To create a custom algorithm

- 1 Create a Microsoft Visual Studio 2008 .NET assembly:
 - · Use the class "DDRtoPhysical", which implements the methods described below.
 - · The assembly name and the namespace are user defined but must be identical.



2 Select the "User supplied .NET assembly" button in the System Configuration dialog and specify the location of the .dll file you created. The default location is

C:\Program Files\Keysight Technologies\Logic Analyzer\
DDRtoPhysical.dl1

If the user has selected "User supplied .NET assembly" and the specified .dll does not exist; the user will get the following error message when he closes the System Configuration dialog.

The .NET assembly could not be found or is incorrect. Physical Addresses will not be displayed

Methods in the .NET assembly

The TranslationInit () method

bool TranslationInit(CString strToolName, unsigned __int32 nCASLatency,
unsigned __int32 nCASWriteLatency, bool bReserved, unsigned __int32 &
nNumberOfBits)

Each DDR decoder on the LA workspace will call this method when it is initialized with a configuration file, or when the **OK** button is pressed in the System Configuration dialog.

Note: This means that the method may be called multiple times with the same ToolName. The method must tolerate this without an error return.

The .dll will use this method as an opportunity to display a GUI for the user to set assorted configuration parameters that will be used in the PhysicalAddress method such as number of row bits, number of column bits and number of bank address bits etc.

strToolName = Unicode string, The name of the DDR Bus decode tool. Since it is possible for the user to have multiple memory systems, each with its own DDR bus decode tool, it is necessary to tell the TranslationInit() method and the PhysicalAddress() method which instance of the DDR bus decoder is making the request; e.g. In the following example there are two instances of the bus decoder. One is called "DDR Bus Decoder-1" and one is called "DDR Bus Decoder-2". Note: it is the responsibility of the .dll to maintain a data structure of each call to TranslationInit(); i.e. for each strToolName.

nCASLatency and nCASWriteLatency - The latency values specified by the user in the decoder.

nNumberOfBits = Return value: number of bits of physical address to be displayed by the decoder.

If the call to the method throws an exception (method does not exist, parameter list is wrong etc.) the decoder will display the following error message and will display all subsequent physical address as

blank>.

```
Unable to invoke member TranslationInit().
Physical Addresses will not be displayed
```

If the call to the method succeeds but the method returns false, the decoder will display the following error message and will display all subsequent physical address as

blank>.

```
DDRtoPhysical::TranslationInit() returned false. Physical Addresses will not be displayed
```

The decoder proceeds with decode, displaying all Physical Addresses as <blank>. In this case, the decoder will never call the PhysicalAddress() method. Note: we display <blank> rather than "unknown" because the Physical Address label is a numeric label, not a string label.

The PhysicalAddress() method

```
bool PhysicalAddress ( CString strToolName,

__int16 RankAdd,
__int16 BankAddr,
__int16 RowAddr,
__int16 ColAddr,
__int64 & PhysicalAddress)
```

If the user has selected "User supplied .NET assembly", the DDR tool will call this method each time it needs to compute a physical address.

strToolName = The tool name as described above in the Init() method. The PhysicalAddress() method may choose to ignore this parameter, or it may use it to apply a unique algorithm based on the tool name and its associated TranslationInit ().

RankAddr = Rank address

BankAddr = Bank address bits

RowAddr = Address bus for applicable activate command

ColAddr = Address bus for applicable R/W command (includes A10 and A12)

PhysicalAddress = return value

If the call to the method throws an exception (method does not exist, parameter list is wrong etc.) the decoder will display the following error message and will display all subsequent physical address as

blank>.

```
Unable to Invoke member PhysicalAddress(). Physical Addresses will not be displayed
```

If the call to the method succeeds but the method returns false, the decoder will display the following error message and will display all subsequent physical address as

blank>.

```
DDRtoPhysical::PhysicalAddress() returned false. Physical Addresses will not be displayed
```

The BusAddress() method

bool BusAddress (CString strToolName,

```
__int16 &RankAdd,
__int16 &BankAddr,
__int16 &RowAddr,
__int16 &ColAddr,
__int64 PhysicalAddress)
```

This is an optional method. If it exists and if the user has selected "User supplied .NET assembly", the method will be used by the Address Conversion tool to convert physical addresses to bus addresses.

strToolName = The tool name as described above in the Init() method. The BusAddress() method may choose to ignore this parameter, or it may use it to apply a unique algorithm based on the tool name and its associated TranslationInit ().

RankAddr = Return Value

BankAddr = Return Value

RowAddr = Return Value

ColAddr = Return Value (includes A10 and A12)

PhysicalAddress = Physical address to be converted to Rank, Bank, Row, Column

If the call to the method throws an exception (method does not exist, parameter list is wrong etc.) the decoder will display the following error message and all controls in the Address Conversion dialog will be disabled.

Unable to Invoke member BusAddress(). Address Conversion dialog disabled

If the call to the method succeeds but the method returns false, the decoder will display the following error message.

DDRtoPhysical::BusAddress() returned false. Address Conversion dialog disabled

The NameChanged() method

bool NameChanged (CString strOldToolName, CString strNewToolName)

This method will be called whenever the user changes the name of the bus decoder in the overview. The method is also called when loading a config file. In this case, the OldToolName and the NewToolName are identical.

If the call to the method throws an exception (method does not exist, parameter list is wrong etc.) the decoder will display the following error message and will display all subsequent physical address as

blank>.

Unable to Invoke member NameChanged(). Physical Addresses will not be displayed

If the call to the method succeeds but the method returns false, the decoder will display the following error message and will display all subsequent physical address as

blank>.

DDRtoPhysical::NameChanged() returned false. Physical Addresses will not be displayed

The DataTranslation() method

Public Function DataTranslation(ByVal strToolName As String, ByVal BankAddr As UInt32, ByVal ColAddr As UInt32, ByVal RankAddr As UInt32, ByVal BurstNumber As UInt32, ByRef DQ_High As UInt32, ByRef DQ_Low As UInt32, ByRef ECC As UInt32, ByRef ECCStatus As Boolean) As Boolean

DataTranslation() returns true if successful and false if unsuccessful.

If false, caller should either display blank in the text field, or some indication that an error occurred. Also, if false, the DLL returns arbitrary data in the DQ_x_High / Low variables.

However, the datapattern returned for failures should not be used to detect pass vs. fail. Only the call's return code should be used to determine this.

strToolName is passed by the LA to the DLL and represents the module name of the DDR module making the call. It ultimately decodes to the Channel Address.

BankAddr / ColAddr are the Bank & Column addresses of the command that the Read/Write came from respectively. Note that Row address & Rank address (CS#) are not needed.

BurstNumber represents the position in the burst that the DQ and ECC data parameters are from. For instance, BurstNumber=0 is the 1st QWord in the databurst, BurstNumber=7 is the last QWord in the databurst.

DQ_High & DQ_Low represent bits 63:32 and bits 31:00 of the QWord for burst 'BurstNumber'.

ECC is the checkbit for this burst position (i.e., BurstNumber). This value comes from DQ[71:64]). For BurstNumber=0, it is DQ[64]. For BurstNumber=7, it is DQ[71].

ECCStatus will return a boolean value denoting the ECC error status for the Qword. A 'false' would represent an ECC failure.

Sample DDRtoPhysical class

Public Class DDRtoPhysical

Public Function TranslationInit(ByVal strToolName As String, ByVal nCASLatency As UInt32, ByVal nWriteCASLatency As UInt32, ByVal bUseEmbededConfig As Boolean, ByRef nNumberOfBits As UInt32) As Boolean

MsgBox("In TranslationInit. ToolName = " & strToolName)
nNumberOfBits = 48 'specifies number of bits of physical
'address to display
Return True

End Function

Public Function PhysicalAddress(ByVal strToolName As String, ByVal nRankAddr As Int16, ByVal nBankAddr As Int16, ByVal nRowAddr As Int16, ByVal nColAddr As Int16, ByRef nAddress As Int64) As Boolean

'Use available parameters to create the physical address.

'Simple Example is shown below

nAddress = &H123456789A

Return True

End Function

Public Function BusAddress(ByVal strToolName As String, ByRef nRankAddr As Int16, ByRef nBankAddr As Int16, ByRef nRowAddr As Int16, ByRef nColAddr As Int16, ByVal nAddress As Int64) As Boolean

'Reverse of PhysicalAddress. Given a physical address, return 'rank, bank, row, and col. Simple example below. nRankAddr = &H123 nBankAddr = &H4567 nRowAddr = &H123

nColAddr = &H4567

Return True

End Function

Public Function NameChanged(ByVal strToolOldName As String, ByVal strToolNewName As String) As Boolean

 $\label{eq:msgBox} $$\operatorname{MsgBox}("In NameChanged Old name = " \& strToolOldName \& " New Name = " \& strToolNewName)$$

Return True

End Function

Public Function DataTranslation(ByVal strToolName As String, ByVal nBankAddr As UInt32, ByVal nColAddr As UInt32, ByVal nRankAddr As UInt32, ByVal nBurstNumber As UInt32, ByRef nDQHigh As UInt32, ByRef nDQLow As UInt32, ByRef nECC As UInt32, ByRef bECCStatus As Boolean) As Boolean

'Construct the data values, ECC, and ECC status from the

'Available parameters. Simple example below

nDQHigh = &H1234

nDQLow = &H5678

nECC = 1 - nECC

bECCStatus = True

Return True

End Function

End Class

To set sampling positions

Data on the DDR bus is valid for a very short time. You must adjust the logic analyzer's sample positions. This tells the logic analyzer when each signal is valid. If this is not done, the logic analyzer will not reliably capture data on your bus. In addition, you must set the Total Read Latency and Total Write Latency in the decoder so that data in the listing will be properly aligned.

The Keysight logic analyzer requires a single clock for all data acquisition. All signals are sampled on both edges of the sample clock. You need to identify correct sample points for three clock groups: Command and Address, Read Data and Write Data.

- 1 Install the memory bus probe and connect it to the logic analyzer.
- 2 Load the default configuration into the logic analyzer.
- 3 Configure the memory bus.
- 4 Power up the target with a stimulus that exercises the range of available memory.
- 5 "To set sampling positions for Command and Address" on page 28.
- 6 Set the logic analyzer sampling positions for Read Data and Write Data. There are two ways to do this:
 - · Set sampling positions automatically using the eye scan
 - Set sampling positions manually (see page 32)-Use this procedure for DDR2. You can also use this procedure for DDR3 if you have full control of the bus (so you can to generate separate read and write traffic) and you want precise control over sample positions.
- 7 Set the Total Read Latency and Total Write Latency in the decoder.

DDR3 Bus Overview

The DDR3 memory standard follows the same architecture as the previous DDR memory buses. Commands and address are unidirectional signals from the memory controller to the memory parts. They are synchronous to a differential common clock (CK) which is running at half the data transfer rate. The data bus (DQ) is bidirectional. It is source synchronous to bidirectional differential strobes (DQS). The strobes are at the same frequency as the common clock with the data being sampled on both edges. The strobes are edge aligned with the read data and centered in the write data.

The strobes are active only during actual data transfers. The strobes are delayed from the read and write commands by a fixed number of clock cycles. This delay or latency needs to be entered into the decoder interface as Total Read Latency and Total Write Latency.


To set sampling positions for Command and Address

The Command and Address group of signals consists of CK, CKE, COMMAND, ADDR, BA, CS#, ODT and RESET#.

The supplied configuration files set the logic analyzer to sample on the rising and falling edge of the clock, with no positive or negative delay. You should fine-tune the sampling position for your measurement setup.

Capture some

- 1 Configure the decoder (see page 20).
- data
- 2 Go to the Sampling tab.



3 Check that TimingZoom mode is enabled.



4 Capture some data. To do this, run the analyzer then stop it manually.



Set the sampling positions

- Open the Sampling tab of the analyzer Setup dialog.
- 2 Click Eye scan: Sample Positions and Thresholds button.
- 3 Select the signals associated with the address group.
- 4 At the bottom of the dialog, click Run this Measurements.

At this point, the results should approximate the initial sample positions from the configuration.

Some signals may not be active. CKE[1] is only active in dual and quad rank configurations. Some of the upper ADDR signals may not be active depending upon the size of the memory size in the target. ODT[1] will not be active in all target configurations.

Note that using Eye Scan with Sample Position Setup Only can often provide a better picture of the active and inactive signals.

Verify the sample positions

- 1 Run the logic analyzer to capture some data with the new sample positions.
- 2 In the Waveform window, find a valid DDR command cycle (for example, when CAS=0). The RAS, CAS, WE, and ADDR signals should all be valid on the rising edge of the clock (CK). If necessary, adjust the sample position for each of these signals so that the data eye is centered on the rising edge of the clock,
- 3 Capture some more data to ensure that the command signals are centered.


See also "Example: Sampling Positions for Command and Address" on page 30.

Set the sampling position for the clock


1 Set the sampling position for CK so that it is centered 1/4 clock period *after* the rising edge of CK. In other words, CK must sample itself midway between the rising and falling edges.

Example: Sampling Positions for Command and Address

Example: Typical sample positions




Example: Waveform display




Example: Manually adjusting sample positions

- Run the logic analyzer to capture some data with the new sample positions.
- In the Waveform window, find a valid DDR command cycle (for example, when CAS=0). The RAS, CAS, WE, and ADDR signals should all be valid on the rising edge of the clock (CK). If necessary, adjust the sample position for each of these signals so that the data eye is centered on the rising edge of the clock,



To do this:

- a For each signal, note how far it needs to move to be centered under the rising clock edge.
 - In the picture above, the center of CAS signal is about 1.3 ns before the rising edge of the clock. Note that since the other command signals are held high, you would need to find a different command cycle to see how the eyes of those signals line up with the clock.
- b Open the **Sampling** tab of the analyzer Setup dialog.
- c Click Eye Scan Sample Positions and Threshols.
- d Change the sample positions.



3 Capture some more data to ensure that the command signals are centered.

To set sampling positions manually

If you have the ability to produce read-only and write-only data on the bus of your target system (using ITP control or equivalent), you can generate patterns on the bus and set the sampling positions manually.

Data is valid on rising/falling edge of the associated data strobe signals, but the logic analyzer does not have the ability to latch data using the separate data strobes. Instead, the analyzer latches data based on the command clock (CK). The data strobes and CK are not necessarily in phase, thus the sample position for individual data signals must be adjusted relative to CK.


Keep in mind that read eyes and write eyes occur on the same signals, but at different times. A mix of read-data and write-data data will confuse eye finder because it will not be able to converge on a single eye. To use eye finder to refine the data sample positions, bus activity on the data bus must be limited to just reads or just writes.

Setting sample positions for Read Data


Once the Command and Address sample positions have been set, The next task is to identify the correct sample positions for the Read Data. The read data is synchronous to the DQS strobes. In a stable system there is a fixed *phase offset* between the common clock and the strobes. In addition, there is a fixed *clock delay* between the read commands and the start of each data transfer. The clock delay is entered into the decoder setup. The phase offset requires use of the Eye Scan tool.

- 1 Set up your target system to generate known, continuous read-only data patterns on the memory bus. A pattern that works well is alternating 0xFFFFFFF and 0x00000000.
- 2 On the logic analyzer Threshold and Sample Positions menu deselect the Command and Address Group signals and select DATA_R, CB_R and DQS_R.
- 3 Run the Auto Eye Scan with Sample Position Setup Only application. The data bus is not actively driven between data transfers.

In many systems the signals float around the threshold. This signal level uncertainty between data transfers prevents the Eye Scan tool from automatically selecting the correct sample position. The picture below provides an example of the results of an Eye Scan with Sample Position Setup Only and how to interpret the results to obtain the correct sample position.



If the target does not support error correction, the CB_R bits will not be active.




4 Once the read data sample positions are selected, find the correct sample for the DQS_R signal. Utilize the waveform view of the state acquisition.


Setting Sample Positions for Write Data

The final group is the Write Data.


- 1 Set up your target system to generate known, continuous write-only data patterns on the memory bus. A pattern that works well is alternating 0xFFFFFFF and 0x00000000.
- 2 In the Eye Scan tool deselect the read data group and select the DATA_W, DM_W, CB_W and DQS_W labels.
- Run the sample position application as with the read data bus and set the sample position for each bit.

Some system do not utilize the Check Bit (ECC) signals or all of the Data Mask (DM) signals. The picture below shows an example of the sample positions for Write Data:





To check that all of the Write Data bits are aligned, configure the target to generate write-only traffic with an alternating 0/1 bit pattern. If necessary, select a different eye opening so that each DQ signal is sampled at the same time. In the following example, the first data bit needs to be adjusted:



You do not need to rerun Eye Scan, but you run the logic analyzer after each adjustment to verify the results.

5 When you are done, check the Listing display to verify that the bit patterns have been captured correctly.

Tips for setting sample positions

Remember that the waveform display on the logic analysis system is a state waveform (timing is aligned to each sample), not the timing waveform you would see if the logic analyzer was running in Timing mode.

The threshold settings for signals can have a significant effect on the ability of the logic analyzer to accurately sample the signals. Targets with asymmetric signal swings or using a voltage different from the 1.5 Volt standard may need additional modification to the standard logic analyzer configuration. If you are unable to find sample positions that support accurate sampling of the signals on the DDR3 bus, use the Auto Threshold and Sample Position Setup application in the Threshold and Sample Positions tool.

Because of the float time on the data bus between transfers, do not depend upon the thresholds or positions selected by this tool. Manually view each eye diagram and modify the threshold and position to best select the center of the active portion of each eye.

Generating Data for Auto Sample Position and Auto Threshold

In order to run Auto Sample Position Setup and Auto Threshold on the Data signals it is important that the target system is programmed to generate exclusively Write or Read traffic of a known pattern, such as F's and 0's. This is the only way to get usable data windows to set the sampling positions of both the Read and Write Data labels on the logic analyzer. At these speeds even one half a data strobe bit width of timing relationship shift between the strobe (clock) and the data bits will eliminate the window.

Setting the Threshold

The Threshold setting for clocks and signals can have a significant effect on the size of the eyes. At speeds of 800MT/s or higher even a 50mV change in the threshold can make all the difference in the eye size as measured at the logic analyzer. The best way to determine this level is through trial and error, or through use of the Auto Threshold function.

3 Configuring the Decoder

4 Capturing Data

To capture any data, the logic analyzer must run a measurement then end the measurement (either manually or by detecting a trigger).

To trigger on an address

Normally, the trigger will be an address detected on the bus.

If necessary, create an additional address bus which does not include bits A10 and A12. Refer to the explanation in "To convert to and from physical addresses" on page 41.

- 6 Set the logic analyzer to trigger when the address is encountered. You may need to convert (see page 41) a physical address to the row and column addresses which will appear on the bus.
- 7 "Run" (in the online help) the logic analyzer.
- 8 Run the target system.

The logic analyzer will trigger when address is found on the bus.



4 Capturing Data

5 To convert to and from physical addresses

Use the Address Conversion Trigger Tool dialog to convert a physical (linear) address into an equivalent bank address. You can also use the tool to convert a bank/row/column address into a physical address.

The tool allows you to simply input a Physical Address value. The tool then decodes the address components and creates the desired Logic Analyzer trigger automatically.

NOTE

The Address Conversion Trigger tool uses the system configuration settings such as Memory Type that you specify in the DDR System Configuration dialog box of decoder. Therefore, you should always set up the correct system configuration settings before using the Address Conversion Trigger tool. See page 20 to know more.

The dialog contains three representations of the address:

- Bus Address
- Physical Address (hexadecimal)
- Physical Address (graphical summary showing each bit)

You can edit any of these representations. As you make changes, the other representations are calculated and displayed immediately.

To open the Address Conversion Trigger Tool dialog

- · From the main menu bar, select Tools>DDR Bus Decoder>Address Conversion Tool, or
- In the Overview display, click the button on the DDR Bus Decoder tool and select Address Conversion Tool.

To convert a row/column address to a physical address

Enter the row address, column address, and bank address. These values will be constrained by the memory bus options you set in the System Configuration dialog. The physical address will be updated continuously to reflect the values you enter.

To convert a physical address to a row/column address

Enter the physical address. The other values will be updated continuously as you enter the address.

Address Summary

The address summary is a picture that shows how the physical address is constructed, based on user inputs for Memory Width, Row Bits, Column Bits, and Bank Address.

The convention used for the construction of physical address is as per the convention you selected in the DDR System Configuration dialog box while configuring the decoder.



Address bits 10 and 12

Logic analyzer triggers require that you specify bank/row/column values, rather than physical addresses. This tool is often used to convert a physical address into an equivalent Bank Address, Row Address and Column Address for a trigger. As such, Column address and the values shown in the Address Summary **do not** include A10 and **do not** include A12 for DDR3. This is because column address A10 is never used to compute addresses and column address A12 is not used to compute addresses for DDR3.

Note that the Column Bits value set in System Configuration dialog **does** include A10 and A12. If the Colum Bits value is greater than 10, the number of column bits shown in the Address Conversion Tool dialog will be one bit less. If the Column Bits value is greater than 12, the number of column bits shown in the Address Conversion Tool dialog will be at least one bit less, and maybe two bits less, depending on the usage of A12.

In order to make effective use of this tool to set logic analyzer triggers, you must create an additional bus that contains all the bits in label ADDR except for A10 and sometimes A12. Use this new label when you wish to trigger on an address.

Single Edge Clock

Select this checkbox if you are capturing data on the Rising or Falling edge only. This checkbox is shown selected and disabled if you have already selected the Single Edge clocking option in the DDR System Configuration dialog box. The Address Conversion Trigger tool takes this setting along with other system configuration settings from the DDR System Configuration dialog box.

To qualify storage of data

Select the Qualified Storage checkbox to store only the DDR traffic of interest. Normally Qualified Storage is unselected. When unselected, all traffic on the DDR bus is captured and stored by the Logic Analyzer. When Qualified Storage is selected, a Storage Control action is inserted in the Trigger Sequence steps in the Advanced Trigger dialog box to ensure that only qualifying samples are stored.

To create a trigger automatically from the specified inputs


Click the Create Trigger button to create the desired trigger on the Keysight Logic Analyzer. You can view the details of the created trigger in the Advanced Trigger dialog box accessible from Setup>(Logic Analyzer Module)>Advanced Trigger... from the menu bar.

If any of the prerequisites mentioned below are not met, then the trigger creation will fail. Create trigger also stores an xml trigger file.


Prerequisites

It is required to have a a number of busses defined in the Keysight Logic and Protocol Analyzer application.

- The Address Conversion Trigger Tool requires the ColAddr, RowAddr, Command, and BA busses. The ColAddr bus should have the same number of bits as the Column Address. The RowAddr bus should have the same number of bits as the Row Address. The RowAddr bus will usually match the ADDR bus included with the Keysight DDR Bus Decoder.
- The BA is the Bank Address bus, and it should match the number of Bank Address bits.



- The BG (Bank Group) label is required for DDR4 and it should match the number of Bank Group bits
- The Command bus is formed as follows: Bit 0 = WE#, Bit 1 = CAS#, Bit 2 = RAS#, Bit 3 = CK. The Command bus must also have the following symbols defined: Active = 1011b, Read = 1101b, Write = 1100b.



5 To convert to and from physical addresses

6 Understanding the Listing

The DDR data bus is displayed as raw hexadecimal data. The decoder does not inverse assemble the data payload.

Columns in the listing

For an explanation of the columns in the listing, see "Buses and Signals Captured by the Logic Analyzer" on page 46 and "Buses Generated by the Decoder" on page 53.



Buses and Signals Captured by the Logic Analyzer

Required input buses

The following buses must be present in the input data to connect with the Keysight DDR2/3/4 Decoder, DDR Eye Scan and DDR2/3 External Applications. They are automatically provided by the default configuration files. If you create your own configuration file (see page 18), be sure to define all of the required buses.

Bus Name	Description
ADDR	Address signals. 14, 15, or 16 bits wide. The decoder accepts 14, 15 or 16 bits in an attempt to gracefully handle various sizes of memory. Note however that the number of ADDR bits is somewhat arbitrary and after an initial check for 14, 15 or 16 bits, the decoder does not really care how wide the address bus is, as long as it is wide enough to provide the number of address bits specified in Row Bits and Column bits in the System Configuration dialog.
ROWADDR	Address signals used during an activate command. Typically these are called the Row Address signals. Typically ROWADDR is a duplicate of ADDR except ROWADDR has fewer bits. ROWADDR is typically used by the DDR Trigger application. It is also used by a variety of tools to read the size of the ROWADDR to determine the number of Row bits valid during an active.
COLADDR	Address signals used during a read/write command. Typically these are called the Column Address signals. Typically COLADDR is a duplicate of ADDR except COLADDR has fewer bits. COLADDR must exclude ADDR10 and ADDR12 for DDR3. COLADDR is typically used by the DDR Trigger application. It is also used by a variety of tools to read the size of the COLADDR to determine the number of Column bits valid during a read or write.
СКО	Clock signal used by DDR2/3/4. This is the signal that was used to clock the analyzer. This signal must be a single bit.
CKE	Clock enable bits. 1 or more bits wide (depending on how many clock enable signals are used by your memory system). The decoder will decode a logic analyzer state only if the appropriate CKE bit is 1. A single CKE bit is present in the STAT bus for compatibility with older configuration files, but it is not used.
CS#	Chip select bits, 1 or more bits wide (depending on how many chip select signals are used by your memory system). The decoder will decode a logic analyzer state only if the appropriate CS# bit is 0. CS# bits are also defined in the STAT bus. Both CS# and STAT need to be properly defined.
ВА	Bank address bits, 2 to 4 bits wide (depending on how many bank address signals are used by your memory system). BA bits are also defined in the STAT bus. Both BA and STAT need to be properly defined.
RAS#	RAS bit, 1 bit row address. RAS# bit is also defined in the STAT bus. Both RAS# and STAT need to be properly defined.
CAS#	CAS bit, 1 bit column address. CAS# bit is also defined in the STAT bus. Both CAS# and STAT need to be properly defined.
WE#	WE bit, 1 bit write enable. WE# bit is also defined in the STAT bus. Both WE# and STAT need to be properly defined.
COMMAND	DDR command bus. COMMAND is a 3 bit wide label used by a variety of the tools to simplify control operations. COMMAND contains the 3 bits RAS#, CAS#, WE# in the following order: COMMAND[2] = RAS# COMMAND[1] = CAS# COMMAND[0] = WE# For details on the symbolic names used for the COMMAND bus, see "Command Symbols" on page 51.
DATA_R, DATA_W	Read and write data payloads. 8, 16, 32, or 64 bits wide.
STAT	DDR command and control signals. 11-17 bits wide. The decoder obtains all command and control information from the STAT bus plus the CKE signals. For convenience, some configuration files also display the signals with their own names.

STAT bus width

The decoder uses the width of the STAT label to determine the number of BA and CS bits.

STAT bus wid th	Number of BA bits	Number of CS bits
11	2	4
12	3	4
13	4	4
14	-	-
15	-	-
16	3	8
17	4	8
24	3	16
25	4	16

STAT bus for 2-bit BA systems with 4 chip selects

STAT bus	Signal name	Comments
STAT [0]	CK	Command clock (1=rising , 0=falling).
STAT [1]	BAO	Bank Address (LSB)
STAT [2]	BA1	Bank Address (MSB)
STAT [3]	WE#	
STAT [4]	CAS#	
STAT [5]	RAS#	
STAT [6]	CSO#	Chip select
STAT [7]	CS1#	Chip select
STAT [8]	CS2#	Chip select
STAT [9]	CS3#	Chip select
STAT [10]	CKE	Not used.

STAT bus for 3-bit BA systems with 4 chip selects

STAT bus	Signal name	Comments
STAT [0]	CK	Command clock (1=rising , 0=falling).
STAT [1]	BAO	Bank Address (LSB)
STAT [2]	BA1	Bank Address
STAT [3]	BA2	Bank Address (MSB)
STAT [4]	WE#	
STAT [5]	CAS#	
STAT [6]	RAS#	
STAT [7]	CS0#	Chip select

STAT bus	Signal name	Comments
STAT [8]	CS1#	Chip select
STAT [9]	CS2#	Chip select
STAT [10]	CS3#	Chip select
STAT [11]	CKE	Not used.

STAT bus for 4-bit BA systems with 4 chip selects

STAT bus	Signal name	Comments
STAT [0]	CK	Command clock (1=rising , 0=falling).
STAT [1]	BAO	Bank Address (LSB)
STAT [2]	BA1	Bank Address
STAT [3]	BA2	Bank Address (MSB)
STAT [4]	BA3	Bank Address (MSB)
STAT [5]	WE#	
STAT [6]	CAS#	
STAT [7]	RAS#	
STAT [8]	CS0#	Chip select
STAT [9]	CS1#	Chip select
STAT [10]	CS2#	Chip select
STAT [11]	CS3#	Chip select
STAT [12]	CKE	Not used.

STAT bus for 3-bit BA systems with 8 chip selects

STAT bus	Signal name	Comments
STAT [0]	СК	Command clock (1=rising , 0=falling).
STAT [1]	BAO	Bank Address (LSB)
STAT [2]	BA1	Bank Address
STAT [3]	BA2	Bank Address (MSB)
STAT [4]	WE#	
STAT [5]	CAS#	
STAT [6]	RAS#	
STAT [7]	CS0#	Chip select
STAT [8]	CS1#	Chip select
STAT [9]	CS2#	Chip select
STAT [10]	CS3#	Chip select
STAT [11]	CS4#	Chip select
STAT [12]	CS5#	Chip select

STAT bus	Signal name	Comments
STAT [13]	CS6#	Chip select
STAT [14]	CS7#	Chip select
STAT [15]	CKE	Not used.

STAT bus for 4-bit BA systems with 8 chip selects

STAT bus	Signal name	Comments
STAT [0]	СК	Command clock (1=rising , 0=falling).
STAT [1]	BA0	Bank Address (LSB)
STAT [2]	BA1	Bank Address
STAT [3]	BA2	Bank Address
STAT [4]	BA3	Bank Address (MSB)
STAT [5]	WE#	
STAT [6]	CAS#	
STAT [7]	RAS#	
STAT [8]	CS0#	Chip select
STAT [9]	CS1#	Chip select
STAT [10]	CS2#	Chip select
STAT [11]	CS3#	Chip select
STAT [12]	CS4#	Chip select
STAT [13]	CS5#	Chip select
STAT [14]	CS6#	Chip select
STAT [15]	CS7#	Chip select
STAT [16]	CKE	Not used.

STAT bus for 3-bit BA systems with 16 chip selects

STAT bus	Signal name	Comments
STAT [0]	CK	Command clock (1=rising , 0=falling).
STAT [1]	BAO	Bank Address (LSB)
STAT [2]	BA1	Bank Address
STAT [3]	BA2	Bank Address (MSB)
STAT [4]	WE#	
STAT [5]	CAS#	
STAT [6]	RAS#	
STAT [7]	CS0#	Chip select
STAT [8]	CS1#	Chip select
STAT [9]	CS2#	Chip select

STAT bus	Signal name	Comments
STAT [10]	CS3#	Chip select
STAT [11]	CS4#	Chip select
STAT [12]	CS5#	Chip select
STAT [13]	CS6#	Chip select
STAT [14]	CS7#	Chip select
STAT [15]	CS8#	Chip select
STAT [16]	CS9#	Chip select
STAT [17]	CS10#	Chip select
STAT [18]	CS11#	Chip select
STAT [19]	CS12#	Chip select
STAT [20]	CS13#	Chip select
STAT [21]	CS14#	Chip select
STAT [22]	CS15#	Chip select
STAT [23]	CKE	Not used.

STAT bus for 4-bit BA systems with 8 chip selects

STAT bus	Signal name	Comments
STAT [0]	CK	Command clock (1=rising , 0=falling).
STAT [1]	BA0	Bank Address (LSB)
STAT [2]	BA1	Bank Address
STAT [3]	BA2	Bank Address
STAT [4]	BA3	Bank Address (MSB)
STAT [5]	WE#	
STAT [6]	CAS#	
STAT [7]	RAS#	
STAT [8]	CSO#	Chip select
STAT [9]	CS1#	Chip select
STAT [10]	CS2#	Chip select
STAT [11]	CS3#	Chip select
STAT [12]	CS4#	Chip select
STAT [13]	CS5#	Chip select
STAT [14]	CS6#	Chip select
STAT [15]	CS7#	Chip select
STAT [16]	CS8#	Chip select
STAT [17]	CS9#	Chip select

STAT bus	Signal name	Comments
STAT [18]	CS10#	Chip select
STAT [19]	CS11#	Chip select
STAT [20]	CS12#	Chip select
STAT [21]	CS13#	Chip select
STAT [22]	CS14#	Chip select
STAT [23]	CS15#	Chip select
STAT [24]	CKE	Not used.

Optional input buses and signals

There may be additional buses in Keysight-supplied configuration files. These are not required by the decoder but are helpful to the user.

Bus Name	Description
DM_W	Data Mask. If this bus exists and Data Mask Enable is enabled in the System Configuration dialog, the decoder will apply the DM_W to DATA_W data before displaying the data in the 'DDR Bus Decode' column. The number of bits in the bus must match the number of bytes in the DATA_W bus. The least significant bit of DM_W, if set, will mask the least significant byte of DATA_W. The bit ordering for the DM signals follows the convention used by JEDEC, where bit 0 is the least-significant bit.

Other input buses and signals

These signal names are entirely optional. They are used by the DDR3 Eyefinder if they exist. The DDR3 Eyefinder will locate the eyes on the following signals:

Bus Name	Description
DM_W1-N	Data Mask bits for Write
CB_R1-N	Check bits for Read
CB_W1-N	Check bits for Write
DQS_R1-N	Data Strobes for Read
DQS_W1-N	Data Strobes for Write

Command Symbols

The Command bus consists of the DDR signals RAS#, CAS#, and WE#.


With the Command bus, the following symbols are defined:

	Command bit			
Symbol	Description	[2]RAS#	[1]CAS#	[0] WE#
NOP		1	1	1
Active		0	1	1
Read		1	0	1
Write		1	0	0

	Command bit			
Symbol	Description	[2]RAS#	[1]CAS#	[0] WE#
Read/Write		1	0	Х
ZQ Calibration	DDR3 only (undefined for DDR2)	1	1	0
Precharge		0	1	0
Self Refresh		0	0	1
Mode Register Set	Supersedes user preferences. See "To configure the decoder" on page 20.	0	0	0

To find commands of a certain type in the listing

- 1 Open the Find dialog.
- 2 For the bus/signal name, choose Command.
- 3 Check that the numeric base is set to Symbol.
- 4 Select the command you wish to find.



Buses Generated by the Decoder


The decoder generates the following columns, which are displayed in the listing in addition to the input buses.

Physical Address

When valid read or write data is present on a DDR cycle, the decoder will display the full physical address in this column. This address is constructed from the row, column, and bank address, based on the memory characteristics which were entered in the System Configuration (see page 20) dialog.

The number of bits shown in the physical address may not match the number which was selected for Column Bits. This is because the physical address will not include ADDR[10] and will not include ADDR[12] when Memory Type = "DDR3" and Burst Length = "On the fly", while both of these bits are included in the number of column bits.

The initial physical address of a burst is shown in two places: on the main row of the Read or Write command and on the row of the first read or write. Repeating the value next to the command allows the value to appear in the Waveform display.




DDR Bus Decode

This column contains decoded data from the memory bus. Some of the things which can be displayed in this column include:

Decoded commands

Decoded commands may cover several rows (a main row and several subrows which appear as part of one state).

In the example below, note that the subrows for the write (17466.1–17466.11) show data from the data cycles that are associated with the write (samples 17476 and following). Note also that these samples are marked as "Data Write" in the Cycle Type column.



Decode Errors

An error message is displayed when the decoder can not decode the state. Examples include:

- · "Please enable one or more chip selects"
- · "More than one active chip select"
- · "Required Buses/Signals are not present"

"Deselect"

The message "Deselect" is not an error. It simply indicates states where there is nothing to decode and the chip selects are not being used (that is, they are deselected). Idle states are a common example of this.

This message appears only on the rising edge of the clock. The falling edge is left blank, because no valid command is possible on those states.

Cycle Type

The decoder generates a cycle type column which shows summary information about each state. See "Cycle Type" on page 54 for an explanation.

Other buses

The following buses and signals are generated by the decoder for its own use. They are generally not displayed as columns in the listing, but they are visible in some dialogs.

TAG

See Also

"Buses and Signals Captured by the Logic Analyzer" on page 46

Cycle Type

Cycle Type columns

The decoder generates data which identifies the type of memory operation for each state in the listing. This generated data appears in the listing as the Cycle Type column.

Cycle Type does not appear in the Bus/Signal Setup dialog because it contains information generated by the decoder, rather than information captured by the logic analyzer.

Predefined cycle type symbols

Each cycle type value is a 32-bit integer. To avoid any need to interpret these values yourself, the configuration file defines symbols for each cycle type, such as idle, data read, or command.

The symbols are:

Bits	Meaning		
0-3 ge etc	Command code		1 ==> Auto, 2 ==> Prechar
4	Command	1 ==> command,	0 ==> not command
5	Read	1> read	0> not read (i e write)
6	Data	1 ==> data,	0 ==> not data
7	Subrow	1 ==> subrow	<pre>0 ==> not subrow (ie. mainr</pre>
ow)			
8	Clock disabled	1 ==> clock disabled	0 ==> clock enabled
9	Decode Error	1 ==> decode error	0 ==> not decode error
		Binary	Hex Don't Care
Symbo		Encoding (LS bits)	
	le Error	xxxx xx1x xxxx xxxx	
		xxxx xx01 xxxx xxxx	
		xxxx xx00 01x1 xxxx	50 FFFF FC2F
Data		xxxx xx00 01xx xxxx	40 FFFF FC3F
Read data		xxxx xx00 011x xxxx	60 FFFF FC1F
Write data		xxxx xx00 010x xxxx	40 FFFF FC1F
Idle		xxxx xx00 00x0 xxxx	00 FFFF FC2F
Comma	nd	xxxx xx00 0xx1 xxxx	10 FFFF FC6F
Mod	le Set	xxxx xx00 0xx1 0000	10 FFFF FC60
Aut	.0	xxxx xx00 0xx1 0001	11 FFFF FC60
Pre	charge	xxxx xx00 0xx1 0010	12 FFFF FC60
•		xxxx xx00 0xx1 0011	13 FFFF FC60
Write		xxxx xx00 0xx1 0100	14 FFFF FC60
Read		xxxx xx00 0xx1 0101	15 FFFF FC60
ZQ Calibrate		xxxx xx00 0xx1 0110	16 FFFF FC60
NOP		xxxx xx00 0xx1 0110	17 FFFF FC60
Data		xxxx xx00 01xx xxxx	40 FFFF FC3F
Rea	d data	xxxx xx00 011x xxxx	60 FFFF FC1F
Wri	te data	xxxx xx00 010x xxxx	40 FFFF FC1F
*		xxxx xx00 1xxx xxxx	80 FFFF FC7F
	2/W Data	vvvv vvnn 11vv vvvv	CO FFFF FC3F
	2/W Read Data	xxxx xx00 111x xxxx	EO FFFF FC1F
	•	xxxx xx00 110x xxxx	CO FFFF FC1F
^ K/W WIILE Data		YYYY YVOO IIOV YYYY	CO FFFF FCIF

Here are definitions of some of the more general cycle types:

Cycle Type	Meaning
Read Data	Clock is rising or falling and the data bus contains valid read data.
Write Data	Clock is rising or falling and the data bus contains valid write data.
Command	Clock is rising and a valid command (possibly Nop) is on the bus.
Idle	Clock is rising or falling and the data bus does not contain valid read/write data.
*	Subrows (also called subcycles) are generated by the decoder to show the data associated with a command. Each subrow is assigned a decimal sample number (such as "1234.5").
Decode Error	The decoder encountered an error while decoding the bus. The DDR Bus Decode column contains information about the cause of the error.

The order of the symbols is important

The first cycle type in this list which matches the value on the Cycle Type bus is the one which will be displayed.

Using Cycle Type to filter the display

You can set up a filter to hide states where Cycle Type is "Idle" or some other value you do not wish to see in the listing. To change the filter settings, see "To filter or colorize the display" on page 57.

Using Cycle Type to find data of a certain type

1 Open the Find dialog.



2 Choose Cycle Type bus.



- 3 Set the numeric base to Symbol.
- 4 Select the cycle type you wish to find.

7 To filter or colorize the display

The filter tool lets you show or suppress states, based on criteria such as the cycle type or chip select. You can also display each type of state in a different color.

The filter settings do not affect whether data is stored by the logic analyzer; they only affect whether that data is displayed or not. You can examine the same data with different settings, for different analysis requirements.

Filtering allows faster analysis in two ways. First, you can filter unneeded information out of the display. For example, suppressing idle states will show only states in which a transaction was completed.

Second, you can isolate particular operations by suppressing all other operations. For example, you can show just write commands, without the associated data.

To prevent certain data from being stored, use the logic analyzer's "storage qualification" (in the online help) feature.

See Also

"The filter/colorize tool" (in the online help)



7 To filter or colorize the display

8 Troubleshooting the Decoder

If you encounter difficulties while making measurements, use this help topic to guide you through some possible solutions. Each heading lists a problem you may encounter, along with some possible solutions.

When you obtain incorrect decoded results, it may be unclear whether the problem is in the connections, in your target system, or in the decoder settings. If you follow the suggestions in this section to ensure that you are using the decoder correctly, you can proceed with confidence in debugging your target system.

If you still have difficulty using the analyzer after trying these suggestions, please contact your Keysight Technologies representative.

CAUTION

When you are working with the analyzer, be sure to power down both the analyzer and the target system before disconnecting or connecting cables or probes. Otherwise, you may damage circuitry in the analyzer or target system.

Error messages

Decode Error

In the Cycle Type column, this indicates that decoding failed for some reason. See the DDR Bus Decode column for a description of the error.

"Slow or Missing Clock" error

- Check that you have loaded the correct configuration file for the probe you are using. Signals are mapped differently, depending on which configuration file is loaded.
- This error message might occur if the logic analyzer cards are not firmly seated in the logic analysis system frame. Ensure that the cards are firmly seated.
- This error might occur if the target system is not running properly. Ensure that the target system is on and operating properly.
- If the error message persists, check that the logic analyzer pods are connected to the proper connectors.

"Add In does not unattach from all labels!" error

This message can occur when you have loaded an .ala configuration file which was saved using a previous version of the decoder. To update the file to work with a new version of the decoder, see "To load a configuration file from a previous version of the decoder" on page 18.

Slow performance

If, just after capturing a trace, the logic analysis system "hangs up" and the following status message is displayed at the bottom of the screen, the decoder is busy decoding the captured data.



If the "Processing" message doesn't go away after a minute or two, it is possible that the decoder is searching through an enormous number of idle states in between "meaningful" states.

· Use the Cancel button to stop the decoder.





Intermittent data errors

This problem is usually caused by poor connections, incorrect signal levels, or marginal timing.

- Remove and re-seat all cables and probes, ensuring that there are no bent pins or poor probe connections.
- Adjust the threshold level of the data pod to match the logic levels in the system under test.
- Use an oscilloscope to check the signal integrity of the data lines.
- Clock signals for the state analyzer must meet particular pulse shape and timing requirements. Data inputs for the analyzer must meet pulse shape and setup and hold time requirements.
- Check the sampling positions (see page 28).

See also "Capacitive loading" on page 60 for information on other sources of intermittent data errors.

No activity on activity indicators

- Check for loose cables.
- · Check for bent or damaged pins.

No trace list display

If there is no trace list display, it may be that your trigger specification is not correct for the data you want to capture, or that the trace memory is only partially filled.

- · Check your trigger sequence to ensure that it will capture the events of interest.
- Try stopping the analyzer; if the trace list is partially filled, this should display the contents of trace memory.

Analyzer won't power up

If logic analyzer power is cycled when the logic analyzer is connected to a target system that remains powered up, the logic analyzer may not be able to power up. Some logic analyzers are inhibited from powering up when they are connected to a target system that is already powered up.

• Remove power from the target system, then disconnect all logic analyzer cabling. This will allow the logic analyzer to power up. Reconnect logic analyzer cabling after power up.

Erratic trace measurements

- Do a full reset of the target system before beginning the measurement.
- Ensure that your target system meets the timing requirements of the applicable JEDEC bus standard.
- See Capacitive loading (see page 60). If the target system design has extremely close timing margins, loading from probes may cause incorrect functioning and give erratic trace results.
- · Ensure that you have sufficient cooling for the target system while the probes are installed.

Capacitive loading

Excessive capacitive loading can degrade signals, resulting in incorrect capture, or system lockup in the microprocessor. All probes add additional capacitive loading, as can custom probe fixtures you design for your application.

Careful layout of your target system can minimize loading problems and result in better margins for your design. This is especially important for systems that are running at frequencies greater than 50 MHz.

Remove as many pin protectors, extenders, and adapters as possible.

No decoding or incorrect decoding

This problem may be due to incorrect synchronization, modified configuration, incorrect connections, or a hardware problem in the target system. A locked status line can cause incorrect or incomplete decoding.

Ensure that each logic analyzer pod is connected to the correct connector.

There is not always a one-to-one correspondence between analyzer pod numbers and connector numbers. Probes must supply address, data, and status information to the analyzer in a predefined order.

- · Check the activity indicators for status lines locked in a high or low state.
- Check that the signals on the target system are routed to the connector according to the manual for your probe.
- Verify that the required input buses have not been modified from their default values. These buses
 must remain as they are configured by the configuration file. Do not change the names of these
 labels or the bit assignments within the labels. Some analysis probes also require other data
 labels.
- Verify that storage qualification has not excluded storage of all the needed states.
- Verify that you have correctly configured the sampling positions.

Decoder will not load or run

- Ensure that you have the correct software loaded on your analyzer.
- Configuration files for the state analyzer contain a pointer to the name of the corresponding inverse assembler or decoder. If you delete the decoder or rename it, the configuration process will fail to load the decoder.

8 Troubleshooting the Decoder

Index

Symbols

in listing, 45 В Buses and signals captured by the logic analyzer, 46, 53 C Capturing Data, 39 color, decoder listing, 57 configuration, 17 Cycle Type, 54 D Deselect, 53 Ε endian mode, 20 errors, 59 Р problems, 59 S SDRAM properties, 20 slow or missing clock error, 59 Source bus, 53 Τ Tag Bits, 54 To filter or colorize the display, 57 To load a configuration file from a previous version, 18 trigger, SDRAM, 39 trigger, unwanted, 59 troubleshooting, 59 U Understanding the Decoded Listing, 45

Index