
Keysight 1GC1-4021 Broadband GaAs HBT MMIC Multi-Modulus Prescaler





Data Sheet

Features

- Multi-modulus (ECL selectable) divide by 1,2,4,8, or 16
- Input frequency range:
 0.1 to 12 GHz (sinewave input)
 DC to 12 GHz (squarewave input)
- High input power sensitivity: On-chip pre- and post-amps
 20 to +10 dBm (Typ. 0.5 to 6 GHz)
 -15 to +10 dBm (Typ. 6 to 10 GHz)
 -10 to +5 dBm (Typ. 10 to 12 GHz
- Dual-mode P_{out}: (chip form)
 0.0 dBm [0.5 V_{p-p}] @ 96 mA
 +6.0 dBm [1.0 V_{p-p}] @ 118 mA
- Low phase noise:
 -153 dBc/Hz @ 100 kHz offset
- $-\,$ (+) or (–) single supply bias op.
- Wide bias supply range:
 4.5 to 6.5 volt operating range
- Differential I/0 with on-chip 50 Ω matching
- Available in chip form or SSOP 16-lead surface mount plastic with integral heat sink

Description

The 1GC1-4021 GaAs HBT MMIC prescaler offers broadband frequency translation for use in communications and EW systems incorporating high–frequency PLL oscillator circuits and signal–path down conversion applications. The prescaler provides multiple–modulus division and input signal pass– through capability as well as a large input sensitivity win-dow, and low phase–noise. The GaAs HBT MMIC prescaler is available in either chip–form (1GC1-4021) or a 16–lead surface– mount plastic package (1GC1-4210). In addition to the features listed above the device offers differential I/O, dual–output power mode plus an input disable contact pad to eliminate any false triggers or self–oscillation condition.


Absolute maximum ratings¹

(@ TA = 25 °C, unless otherwise indicated)

Symbol	Parameters/conditions	Min	Max	Units
V _{cc}	Bias supply voltage		+7	Volts
V _{ee}	Bias supply voltage	-7		Volts
$ V_{CC} - V_{EE} $	Bias supply delta		+7	Volts
V _{A1,A2,A3}	Modulus select voltage	V _{Logic} -2	V _{CC}	Volts
V _{Disable}	Pre-amp disable voltage	V _{EE}	V _{cc}	Volts
VLogic	Logic threshold voltage	V _{cc} -1.5	V _{cc} -1.2	Volts
P _{in(CW)}	CW RF input power		+10	dBm
V_{RFin}	DC input voltage (@ RF _{in} or RF _{in} ports)		V _{cc} ±0.5	Volts
T _{op} ²	Pkg lead operating temperature	-40	+85	°C
T _{st}	Storage temperature	-65	+165	°C
T _{max}	Maximum assembly temperature (60 seconds max.)		310	°C

1. Operation in excess of any parameter limit (except T_{op}) may cause permanent damage to the device.

 MTTF >1X10⁶ hours @ T_{op} ≤85 °C. Operation in excess of maximum package pin operating temperature (T_{op}) will degrade MTTF.



- Chip size: 1470 x 720 μm (57.9 x 28.3 mils)
- Chip size tolerance: \pm 10 μm (\pm 0.4 mils)
- Chip thickness: 127 \pm 15 μm (5.0 \pm 0.6 mils)
- Pad dimensions: 70 x 70 μm (2.8 x 2.8 mils)

DC specifications/physical properties

(T_A = 25 °C, V_{CC} - V_{EE} = 5.0 volts, unless otherwise listed)

Symbol	Parameters/conditions	Min	Тур	Max	Units
$\rm V_{\rm CC}-\rm V_{\rm EE}$	Operating bias supply difference ¹	4.5	5.0	6.5	Volts
	Bias supply current (HIGH output power configuration ² : V _{PwrSel} = V _{EE})	100	118	136	mA
$ I_{CC} $ or $ I_{EE} $	Bias supply current (LOW output power configuration: V _{PwrSel} = open)	83	96	110	mA
V _{RFin(q)} V _{RFout(q)}	Quiescent DC voltage appearing at all RF ports		V _{cc}		Volts
V_{Logic}	Nominal ECL logic level (On-chip, self-biased ECL-threshold voltage)	V _{cc} – 1.40	V _{cc} -1.34	V _{cc} -1.25	Volts

Prescaler will operate over full specified supply voltage range. V_{CC} or V_{EE} not to exceed limits specified in absolute maximum ratings section.
 High output power configuration: P_{out}[V_{out}]=+6.0 dBm [1.0V_{p-p}], Low output power configuration: P_{out}[V_{out}]= 0.0 dBm [0.5 V_{p-p}].

RF specifications

 $(T_A = 25 \text{ °C}, Z_0 = +50 \Omega, V_{CC} - V_{EE} = 5.0 \text{ volts})$

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Units	Max	Тур	Min	Parameters/conditions	Symbol
$ \begin{array}{c} \begin{array}{c} ({\rm P_{in}}=-5~{\rm dBm},{\rm modulus}=1) \\ \hline {\rm Maximum input frequency of operation} \\ ({\rm P_{in}}=-5~{\rm dBm},{\rm modulus}=22) \end{array} & 12 & 16 \\ \hline {\rm Minimum input frequency of operation}^2 \\ ({\rm P_{in}}=-1~{\rm dBm}) \end{array} & 0.1 & 0.3 \\ \hline {\rm f_{in(min)}} \end{array} & \hline {\rm Minimum input frequency of operation}^2 \\ ({\rm P_{in}}=-1~{\rm dBm}) \end{array} & 0.1 & 0.3 \\ \hline {\rm f_{self-Osc.}} & {\rm Output self-oscillation frequency}^3 & 13.6~/{\rm N} \end{array} \\ \hline {\rm F_{self-Osc.}} & {\rm Output self-oscillation frequency}^3 & 13.6~/{\rm N} \end{array} \\ \hline {\rm f_{self-Osc.}} & {\rm Output self-oscillation frequency}^3 & 13.6~/{\rm N} \end{array} \\ \hline {\rm P_{in}} & \hline {\rm G} DC, ({\rm square-wave input}) & -20 & -25~{\rm to}>+10 & +10 \\ \hline {\rm G} f_{in}=500~{\rm MHz}, ({\rm sine-wave input}) & -18 & -28~{\rm to}>+10 & +10 \\ \hline {\rm G} f_{in}=5~{\rm to}~{\rm A~GHz} & -11 & -20~{\rm to}>+10 & +9 \\ \hline {\rm f_{in}}=6~{\rm to}~{\rm 10~GHz} & -9 & -15~{\rm to}+10 & +6 \\ \hline {\rm f_{in}}=10~{\rm to}~{\rm 12~GHz} & -7 & -10~{\rm to}+5 & +1 \\ \hline {\rm RL} & \hline {\rm Small-signal input/output return loss} \\ ({\rm @} f_{in}<12~{\rm GHz}) & 15 \\ \hline {\rm Sym} & {\rm SSB~phase~noise} ({\rm @} {\rm P_{in}}=+10~{\rm dBm}, 100~{\rm KHz}} \end{array} \end{array} $			1,2,4,8, or 16		Divide modulus, N: $f_{out} = f_{in}/N$, pass-through: N=1	N _{Ratio}
Maximum input requerity of operation 12 16 $f_{in(min)}$ Minimum input frequency of operation ² (P _{in} = -1 dBm) 0.1 0.3 $f_{self-Osc}$ Output self-oscillation frequency ³ 13.6 / N $f_{self-Osc}$ Output self-oscillation frequency ³ 13.6 / N $f_{self-Osc}$ Output self-oscillation frequency ³ -20 -25 to > +10 +10 $f_{self-Osc}$ Output self-oscillation frequency ³ -18 -28 to > +10 +10 $f_{self-Osc}$ $f_{in} = 1$ to 4 GHz -18 -28 to > +10 +10 $f_{in} = 1$ to 4 GHz -18 -25 to > +10 +10 $f_{in} = 4$ to 6 GHz -11 -20 to > +10 +9 $f_{in} = 6$ to 10 GHz -9 -15 to +10 +6 $f_{in} = 10$ to 12 GHz -7 -10 to +5 +1 RL Small-signal input/output return loss 15 30 $(@f_{in} < 12$ GHz) 30 30 30 30 ϕ_N SSB phase noise (@ P_{in} = +10 dBm, 100 kHz -153	GHz		8	6		f
$(P_{in} = -1 \text{ dBm})$ 0.1 0.3 $f_{self-Osc}$ Output self-oscillation frequency ³ $13.6 / N$ $f_{self-Osc}$ Q DC, (square-wave input) -20 $-25 \text{ to } > 10$ $+10$ P_{in} $\frac{Q}{f_{in}} = 500 \text{ MHz}$, (sine-wave input) -18 $-28 \text{ to } > 10$ $+10$ $f_{in} = 1 \text{ to } 4 \text{ GHz}$ -18 $-22 \text{ to } > 10$ $+10$ $f_{in} = 4 \text{ to } 6 \text{ GHz}$ -11 $-20 \text{ to } > 10$ $+10$ $f_{in} = 6 \text{ to } 10 \text{ GHz}$ -11 $-20 \text{ to } > 10$ $+9$ $f_{in} = 6 \text{ to } 10 \text{ GHz}$ -9 $-15 \text{ to } +10$ $+6$ $f_{in} = 10 \text{ to } 12 \text{ GHz}$ -7 $-10 \text{ to } +5$ $+1$ RL Small-signal input/output return loss $00 \text{ f}_{in} < 12 \text{ GHz}$ 30 Q_N SSB phase noise ($Q P_{in} = +10 \text{ dBm}, 100 \text{ kHz}$ -153	GHz		16	12		J in(max)
$P_{in} = \frac{@ DC, (square-wave input)}{@ f_{in} = 500 \text{ MHz}, (sine-wave input)} = \frac{-20}{-25 \text{ to } +10} = \frac{+10}{+10}$ $P_{in} = \frac{(a) DC, (square-wave input)}{f_{in} = 500 \text{ MHz}, (sine-wave input)} = \frac{-20}{-18} = \frac{-25 \text{ to } +10}{-18} = \frac{+10}{-28 \text{ to } +10} = \frac{+10}{-10}$ $P_{in} = 1 \text{ to } 4 \text{ GHz} = \frac{-18}{-11} = \frac{-25 \text{ to } +10}{-20 \text{ to } +10} = \frac{+10}{-10}$ $P_{in} = 6 \text{ to } 10 \text{ GHz} = \frac{-9}{-15 \text{ to } +10} = \frac{+10}{-7}$ $RL = \frac{Small-signal input/output return loss}{(@ f_{in} < 12 \text{ GHz})} = \frac{15}{30}$ $P_{N} = SSB \text{ phase noise } (@ P_{in} = +10 \text{ dBm}, 100 \text{ kHz} = \frac{-153}{-10}$	GHz	0.3	0.1			$f_{\rm in(min)}$
$ P_{in} = \frac{\textcircled{0}{0}f_{in} = 500 \text{ MHz, (sine-wave input)}}{f_{in} = 1 \text{ to 4 GHz}} = \frac{-18}{-18} = \frac{-28 \text{ to > +10}}{-18} = \frac{+10}{-25 \text{ to > +10}} = \frac{+10}{-10} \\ \hline f_{in} = 4 \text{ to 6 GHz}} = \frac{-11}{-20 \text{ to > +10}} = \frac{+9}{-9} \\ \hline f_{in} = 6 \text{ to 10 GHz}} = \frac{-9}{-15 \text{ to +10}} = \frac{-9}{-15 \text{ to +10}} = \frac{+6}{-7} \\ \hline f_{in} = 10 \text{ to 12 GHz}} = \frac{-7}{-7} = \frac{-10 \text{ to +5}}{-10 \text{ to +5}} = \frac{+1}{-7} \\ \hline RL = \frac{Small-signal input/output return loss}{(@f_{in} < 12 \text{ GHz})} = \frac{15}{-3} \\ \hline \varphi_{N} = \frac{SSB \text{ phase noise} (@P_{in} = +10 \text{ dBm, 100 \text{ kHz}})}{-15 \text{ cm}} = \frac{-153}{-10 \text{ cm}} = \frac{-15}{-10 \text{ cm}$	GHz		13.6 / N		Output self-oscillation frequency ³	$f_{\rm Self-Osc.}$
$ \begin{array}{c} {\sf P}_{\sf in} & \begin{array}{c} \displaystyle \frac{f_{\sf in} = 1 \ {\rm to} \ 4 \ {\rm GHz} & -18 & -25 \ {\rm to} \ > +10 & +10 \\ \hline f_{\sf in} = 4 \ {\rm to} \ 6 \ {\rm GHz} & -11 & -20 \ {\rm to} \ > +10 & +9 \\ \hline f_{\sf in} = 6 \ {\rm to} \ 10 \ {\rm GHz} & -9 & -15 \ {\rm to} \ +10 & +6 \\ \hline f_{\sf in} = 10 \ {\rm to} \ 12 \ {\rm GHz} & -7 & -10 \ {\rm to} \ +5 & +1 \\ \hline {\sf RL} & \begin{array}{c} {\rm Small-signal \ input/output \ return \ loss} \\ (@ \ f_{\sf in} < 12 \ {\rm GHz}) & 15 \\ \hline {\sf S}_{12} & \begin{array}{c} {\rm Small-signal \ reverse \ isolation} \\ (@ \ f_{\sf in} < 12 \ {\rm GHz}) & 30 \\ \hline {\sf \phi}_{\sf N} & \begin{array}{c} {\rm SSB \ phase \ noise} \ (@ \ {\sf P}_{\sf in} = +10 \ {\rm dBm}, \ 100 \ {\rm KHz} & -153 \\ \hline \end{array} \right. \end{array} $	dBm	+10	–25 to > +10	-20	@ DC, (square-wave input)	
$\begin{array}{c c} {\sf P}_{\rm in} & \hline f_{\rm in} = 4\ {\rm to}\ {\rm 6}\ {\rm GHz} & -11 & -20\ {\rm to}\ {\rm >}\ {\rm +10} & {\rm +9} \\ \hline f_{\rm in} = 6\ {\rm to}\ 10\ {\rm GHz} & -9 & -15\ {\rm to}\ {\rm +10} & {\rm +6} \\ \hline f_{\rm in} = 10\ {\rm to}\ 12\ {\rm GHz} & -7 & -10\ {\rm to}\ {\rm +5} & {\rm +1} \\ \hline {\sf RL} & \hline {\rm Small-signal\ input/output\ return\ loss} & 15 \\ \hline {\sf C}_{\rm 12} & \hline {\rm Small-signal\ reverse\ isolation} & 30 \\ \hline {\sf \phi}_{\rm N} & \hline {\sf SSB\ phase\ noise\ (@\ {\sf P}_{\rm in}\ =\ {\rm +10\ dBm,\ 100\ kHz} & -153 \\ \hline \end{array}$	dBm	+10	-28 to > +10	-18	$@f_{in} = 500 \text{ MHz}$, (sine-wave input)	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	dBm	+10	-25 to > +10	-18	$f_{\rm in}$ = 1 to 4 GHz	P _{in}
$f_{in} = 10$ to 12 GHz-7-10 to +5+1RLSmall-signal input/output return loss (@ $f_{in} < 12$ GHz)15S12Small-signal reverse isolation (@ $f_{in} < 12$ GHz)30 ϕ_N SSB phase noise (@ $P_{in} = +10$ dBm, 100 kHz-153	dBm	+9	-20 to > +10	-11	$f_{\rm in}$ = 4 to 6 GHz	
RLSmall-signal input/output return loss $(@f_{in} < 12 \text{ GHz})$ 15S12Small-signal reverse isolation $(@f_{in} < 12 \text{ GHz})$ 30 ϕ_N SSB phase noise (@ P_in = +10 dBm, 100 kHz-153	dBm	+6	–15 to +10	-9	$f_{in} = 6 \text{ to } 10 \text{ GHz}$	
RL(@ $f_{in} < 12 \text{ GHz})$ 15 S_{12} Small-signal reverse isolation (@ $f_{in} < 12 \text{ GHz})$ 30 ϕ_N SSB phase noise (@ $P_{in} = +10 \text{ dBm}, 100 \text{ kHz}$ -153	dBm	+1	–10 to +5	-7	$f_{\rm in} = 10 \text{ to } 12 \text{ GHz}$	
$(@f_{in} < 12 \text{ GHz})$ 30 ϕ_N SSB phase noise (@ P_in = +10 dBm, 100 kHz	dB		15			RL
	dB		30		-	S ₁₂
$a_{in} = 10.2$ and $a_{in} = 10.2$ and $a_{in} = 10.2$	dBc/Hz		-153		SSB phase noise (@ $P_{in} = +10 \text{ dBm}$, 100 kHz Offset from a $f_{in} = 10.2 \text{ GHz carrier, N=2}$)	ϕ_{N}
Jitter Input signal time variation @ zero-crossing $(f_{in}=10 \text{ GHz}, P_{in}=-10 \text{ dB})$ 1	pS		1			Jitter
T _r or T _f Edge speed (10% to 90% rise/fall time) 70	pS		70		Edge speed (10% to 90% rise/fall time)	T _r or T _f

1. For output amplitudes with less than 3 dB roll-off from 1 GHz output power values.

2. For sine-wave input signal. Prescaler will operate down to DC for square-wave input signal. Minimum divide frequency limited by input slew-rate. N = Divide modulus. Prescaler may exhibit this output signal under bias in the absence of an RF input signal. This condition may be eliminated by use of the pre-amp disable (V_{Disable}) feature, or the differential Input de-biasing techniques. 3.

RF specifications (continued)

(T _A = 25 °0	C, $Z_0 = 50 \Omega$, $V_{CC} - V_{EE} = 5.0$ volts)	High o	utput power	operating mo	ode ¹
Symbol	Parameters/conditions	Min	Тур	Max	Units
	@ $f_{\rm out}$ < 1 GHz,	4.0	6.0		dBm
P _{out}	$@f_{out} = 3 \text{ GHz}$	3.0	5.5		dBm
	$@f_{out} = 6 \text{ GHz}$	1.0	5.0		dBm
	@ $f_{\rm out}$ <1 GHz,		0.99		Volts
$ V_{out(p-p)} $	@ f_{out} = 3 GHz		0.94		Volts
	$@f_{out} = 6 \text{ GHz}$		0.88		Volts
D	Output frequency power level appearing at RF_{in} or \overline{RF}_{in} ports. (@ f_{in} 12 GHz, N>1, unused RF_{out} unterminated)		-35		dBm
$P_{Spitback}$	Power level of output signal appearing at RF _{in} or $\overline{\text{RF}}_{\text{in}}$ ports. (@ f_{in} 12 GHz, N>1, Unused RF _{out} terminated into 50 Ω)		-55		dBm
P _{feedthru} .	Power level of input signal appearing at RF _{out} or \overline{RF}_{out} (@ $f_{in} = 12 \text{ GHz}$, P _{in} = 0 dBm, referred to P _{in} (f_{in}), N>1)		25		dBc
H ₂	Second harmonic distortion output level (@ $f_{out} = 3.0 \text{ GHz}$, referred to $P_{out}(f_{out})$)		22		dBc
		Lov	v output pow	er operating	mode ²
	@ $f_{\rm out}$ <1 GHz,		-2.0	0.0	dBm
P _{out}	$@f_{out} = 3 \text{ GHz}$		-3.0	-0.5	dBm
	@ f_{out} =6 GHz		-5.0	-1.0	dBm
	@ $f_{\rm out}$ <1 GHz,			0.5	Volts
$ V_{out(p-p)} $	$@f_{out} = 3 \text{ GHz}$			0.47	Volts
	@ f_{out} =6 GHz			0.44	Volts
P _{Spitback}	Output frequency power level appearing at RF_{in} or \overline{RF}_{in} ports. (@ f_{in} 12 GHz, N>1, unused RF_{out} unterminated)			-45	dBm
	Power level of output signal appearing at RF _{in} or $\overline{\text{RF}}_{\text{in}}$ ports. (@ f_{in} 12 GHz, N>1, unused RF _{out} terminated into 50 Ω)			-65	dBm
$P_{feedthru}$	Power level of input signal appearing at RF _{out} or \overline{RF}_{out} (@ f in = 12 GHz, P _{in} = 0 dBm, referred to P _{in} (f_{in}), N>1)			25	dBc
H ₂	Second harmonic distortion output level (@ $f_{out} = 3.0$ GHz, referred to $P_{out}(f_{out})$)			22	dBc

V_{PwrSel} = V_{EE}.
 V_{PwrSel} = open circuit.




Figure 1. 1GC1-4021 simplified schematic

Applications

The 1GC1-4021 is designed for use in high frequency communications, microwave instrumentation and EW radar systems where low phase-noise PLL control circuitry or broad-band frequency translation is required.

Operation

The device is designed to operate when driven with either a single-ended or differential sinusoidal input signal over a 300 MHz to 12 GHz bandwidth. Below 100 MHz the prescaler input is "slew-rate" limited requiring fast rising and falling edge speeds to properly divide. The device will operate at frequencies down to DC when driven with a square-wave. AC coupling at the RFin lead is recommended for most applications.

The device can be operated from either a single positive or single negative supply. For positive supply operation VCC is nominally biased at any voltage in the +4.5 to +6.5 volt range with V_{FF} (or $V_{FF} \otimes V_{PwrSel}$).

The device will operate in pass-through mode (with unity divide modulus) or at any of four different divide ratios including 2,4,8, or 16 according to following table:

Modulus select truth table

1GC1-4021	Select		
Divide modulus	A ₁	A ₂	A_{3}
÷ 1	L	L	L
÷2	L	L	Н
÷4	L	Н	L
÷8	L	Н	Н
÷16	Н	Х	Х

1. See table valid input logic threshold values

Valid input logic threshold values (ECL-compatible)¹

$(T_{A} = 25 °C)$

Function	Symbol	Conditions	Valid input control levels and resulting current values (volts/mA)
	$V_{\text{Disble(High)}}[\text{Disable}]$		(V _{Logic} + 0.25) through V _{CC}
Input	$V_{Disable(Low)}$ [Enable]		V_{EE} through (V_{Logic} – 0.25)
disable	 Disable	$V_{\rm D} > V_{\rm EE}$ +3	$(V_{Disable} - V_{EE} - 3) / 5000$
		$V_{\rm D} < V_{\rm EE} + 3$	0
	Vselect (A1, A2, A3) (high–state)		(V_{Logic} + 0.25) through V_{CC}
Modulus select	Vselect (A1, A2, A3) (low-state)		(V _{Logic} –2.0) through (V _{Logic} 0.25)
	Iselect (A1, A2, A3) (high & low-state)		(Vselect _{A1,A2,A3} -V _{EE} - 3) / 5000

1. See DC specifications table for self-biased V_{Logic} operating values.

Several features are designed onto this prescaler:

Dual-output power feature

Bonding both V_{EE} and V_{PwrSel} pins leads to either ground (positive bias mode) or the negative supply (negative bias mode), will deliver ~ 6.0 dBm [1.0 V_{p-p}] at the RF output port while drawing ~118 mA supply current. Eliminating the V_{PwrSel} connection results in reduced output power and voltage swing, 0.0 dBm [0.5 V_{p-p}] but at a reduced current draw of ~96 mA resulting in less overall power dissipation.

Note: V_{EE} must *always* be bonded and V_{PwrSel} must *never* be biased to any potential other than V_{EE} or open-circuited.)

V_{Logic} ECL contact pad

Under normal conditions no connection or external bias is required to this pad and it is self-biased to the on-chip ECL logic threshold voltage (V_{cc} – 1.34 V). The user can provide an external bias to this lead (1.5 to 1.2 volts less than VCC) to force the prescaler to operate at a system generated logic threshold voltage.

Input disable feature

By applying an external bias to this pin (more positive than V CC –1.34 V), the input preamplifier stage is locked preventing false trigger frequency division and self–oscillation frequency

Input DC offset

Another method used to prevent false triggers or self–oscillation conditions is to apply a 20 to 100 mV DC offset voltage between the RF_{in} and RF_{in} ports. This prevents noise or spurious low level signals from triggering the divider.

Assembly techniques

Figure 3 shows the chip assembly diagram for single–ended or differential I/O operation through 12 GHz. For positive supply operation, V_{cc} is typically biased to a positive voltage between +4.5 and +6.5 volts and V_{EE} is grounded. For negative supply operation, V_{EE} is typically biased between -4.5 to -6.5 volts and V_{cc} is grounded. In either case the supply contact to the chip must be capacitively bypassed (50 to 200 pF, recommended) to provide good input sensitivity and low input power feedthrough. All bonds between the device and this bypass capacitor should be as short as possible to limit the inductance. For operation at frequencies below 1 GHz, a large value capacitor (>400 pF) must be added to provide proper RF bypassing.

Since the voltage applied to the modulus select lines must not be less than $V_{Logic} - 2.0$ volts, 2 K Ω resistors are generally added between the select line controls and the V_{EE} supply rail. In general, AC coupling capacitors are recommended on the RF_{in} and RF_{out} connections to the device. For positive supply operation, V_{cc} is positively biased resulting in a positive DC voltage appearing at RF_{in} or RF_{out}. In this case a AC coupling cap is required.

Due to on-chip 50Ω matching resistors at all four RF ports, no external termination is required. However, improved input sensitivity and reverse "Spitback" performance (~15 dB) can be achieved by terminating the unused RFout port to V_{cc} through 50 Ω or to ground through an AC coupling capacitor (positive supply operation) or to ground via a 50 Ω termination (negative supply operation).

GaAs MMICs are ESD sensitive. ESD preventive measures must be employed in all aspects of storage, handling, and assembly.

MMIC ESD precautions, handling considerations, die attach and bonding methods are critical factors in successful GaAs MMIC performance and reliability.

Keysight Technologies, Inc. document, GaAs MMIC ESD, Die Attach and Bonding Guidelines, Application Note (5991-3484EN).






Figure 2. Pad Location and Chip Dimensions

RoHS Compliance


The 1GC1-4262 prescaler is RoHS Compliant. This means the component meets the requirements of the European Parliament and the Council of the European Union Restriction of Hazardous Substances Directive 2011/65/EU, commonly known as RoHS. The six regulated substances are lead, mercury, cadmium, chromium VI (hexavalent), polybrominated biphenyls (PBB) and polybrominated biphenyl ethers (PBDE). RoHS compliance implies that any residual concentration of these substances is below the RoHS Directive's maximum concentration values (MVC); being less than 1000 ppm by weight for all substances except for cadmium which is less than 100 ppm by weight.

Positive supply





Supplemental Data









Figure 6. Output voltage waveform (low P_{out} mode)






Figure 5. Supply current & V_{Logic} vs. supply voltage




Figure 7. Output power vs. output frequency, $f_{\rm out}$ (GHz)




Figure 8. Phase noise performance

Figure 9. "Spitback" power $P(f_{ou})$ appearing at RF input port

Supplemental Data




Figure 10. Typical divide-by-2 input sensitivity window (over temperature)




Figure 12. Typical divide-by-16 input sensitivity window (over temperature)




Figure 14. typical pass–through input sensitivity window (over temperature)




Figure 11. Typical divide-by-2 output power vs. output frequency (over temperature)




Figure 13. Typical divide-by-16 output power vs. output frequency (over temperature)





Figure 15. Typical pass-through output power vs. output frequency (over temperature)

Evolving

Our unique combination of hardware, software, support, and people can help you reach your next breakthrough. We are unlocking the future of technology.



From Hewlett-Packard to Agilent to Keysight



myKeysight

KEYSIGHT SERVICES Accelerate Technology Adoption Lower costs.

myKeysight www.keysight.com/find/mykeysight

A personalized view into the information most relevant to you.

Keysight Services

www.keysight.com/find/service

Keysight Services can help from acquisition to renewal across your instrument's lifecycle. Our comprehensive service offerings-one-stop calibration, repair, asset management, technology refresh, consulting, training and more-helps you improve product quality and lower costs.

Keysight Channel Partners

www.keysight.com/find/channelpartners

Get the best of both worlds: Keysight's measurement expertise and product breadth, combined with channel partner convenience.

This data sheet contains a variety of typical and guaranteed performance data. The information supplied should not be interpreted as a complete list of circuit specifications. Customers considering the use of this, or other Keysight Technologies GaAs ICs, for their design should obtain the current production specifications from Keysight. In this data sheet the term typical refers to the 50th percentile performance. For additional information contact Keysight at MMIC_Helpline@keysight.com.

The product described in this data sheet is RoHS Compliant and RoHS Process Compatible with a maximum temperature of 260 °C and a maximum of 3 temperature cycles.

www.keysight.com/find/mmic

For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

Americas

Canada	(877) 894 4414
Brazil	55 11 3351 7010
Mexico	001 800 254 2440
United States	(800) 829 4444

Asia Pacific

Australia 1 800 629 485 800 810 0189 China Hong Kong 800 938 693 1 800 11 2626 India 0120 (421) 345 Japan Korea 080 769 0800 Malaysia 1 800 888 848 Singapore 1 800 375 8100 Taiwan 0800 047 866 Other AP Countries (65) 6375 8100

Europe & Middle East

United Kingdom

0800 0260637

For other unlisted countries: www.keysight.com/find/contactus (BP-06-08-16)



www.keysight.com/go/quality Keysight Technologies, Inc. DEKRA Certified ISO 9001:2015 Quality Management System

This information is subject to change without notice. © Keysight Technologies, 2016 Published in USA, September 20, 2016 5992-1811EN www.keysight.com

