Column Control DTX

New IEEE Standards for Board and System Tests

Article Reprints

Keysight Technologies

New IEEE Standards for Board and System Tests

Article Reprint

New IEEE Standards for Board and System Tests

Highlights of changes to IEEE Std 1149.1, IEEE Std 1149.6, IEEE P1149.10 and IEEE P1838.

Recent revisions and new proposals to the IEEE standards are ushering board and system testing into a new era. As Moore’s Law continues to challenge the existence of electronics devices, the test technology industry is not sitting on its laurels as it prepares to take on the challenges of more advanced testing needs of future technology. Let’s take a look at what’s new.

IEEE Std 1149.1-2013 (revision of IEEE Std 1149.1-2001). The IEEE Standard 1149.1, also known as boundary-scan and JTAG (Joint Test Action Group), is an IEEE (Institute of Electrical and Electronics Engi-neers) standard for test access ports and boundary scan architecture. This standard is the foundation of the IEEE standards 1149.4, 1149.6 and 1149.8.1.

The IEEE Std 1149.1 revisions contain the following major changes:

  1. Test mode persistence (TMP) controller. The TMP controller is a test mode on a compliant device assembled in a circuit board or in a system during testing to be in the safe state when “Persistence-on” instruction of the TMP is in effect. It also prevents the device from returning to a functional mode after a TLR (Test-Logic-Reset) or other non-test mode instruction is triggered. There are three new instructions introduced with these test modes: “CLAMP_HOLD”, “CLAMP_RELEASE”, and “TMP_STATUS”. The “CLAMP_HOLD” instructions set the TMP State to “Per-sistence-On”, while the “CLAMP_RELEASE” instructions will set the TMP state to “Persistence-Off”. The “TMP_STATUS” will read the status of the TMP controller.
  2. ECIDCODE instructions. These instructions identify each individual compliant device by reading the ECIDCODE (electronic chip iden-tification) unique for each die, which is like the serial number of each device. This will help the manufacturer identify counterfeit devices or identify a batch that has low yield during board testing, or even batch problems due to high field return.
  3. Initialization instructions (INIT_SETUP, INIT_SETUP_CLAMP and INIT_RUN). This instruction initializes a compliant device into allowing pro-grammable input/output (I/O) to be set up before a test is executed. This will help the manufacturing process by enabling a more robust test and prevent boards from internal damage that may occur when the devices under test (DUT) are not entered into a safe state.\
  4. IC_RESET instructions. This instruction provides reset functions in a compliant device through the test access port (TAP). The IC_RESET instruction permits control of the device system reset function during boundary scan testing.
  5. Procedural Description Language (PDL). This is a new language for documenting the procedure of the new instructions introduced in this IEEE 1149.1 release. The PDL permits documentation of internal functions of the device, such as memory BIST (built-in self test) and permits it to be executed by the tool that supports the standard. Procedures and PDL samples are detailed in the IEEE Std 1149.1-2013, which can be downloaded from ieee.org.


The IEEE Std 1149.1-2013 is a big leap from the IEEE Std 1149.1-2001. The boundary scan testing of printed circuit board assembly (PCBA) and system testing will now be able to extend test coverage into BIST and other tests that were not possible with the previous revision.

IEEE 1149.6 (revision of IEEE Std 1149.6-2003). With the release of the IEEE Std 1149.1-2013 in 2013, it became neces-sary to update the IEEE Std 1149.6-2003 standard for boundary-scan testing of advanced digital networks to be able to adapt to the changes made in 1149.1. As of this writing, the 1149.6 work-ing group is getting ready for balloting, and the latest changes are targeted to be released this year.

IEEE Std 1149.6-2003 mainly caters to testing high-speed differential signals which are normally AC-coupled. This type of signal is typically denoted by a coupling capacitor between driver and receiver. Prior to the formation of IEEE 1149.6 in the early 2000s, the netcom industries witnessed increasing demand for speed, which paved the way for increased use of high-speed differential signals on components, which in turn affected the testing of 1149.1 boundary scan, as this standard mainly catered to single-ended DC signal interconnection. Upon its release, 1149.6 was quickly adopted by netcom companies, component manufacturers and ATE (automatic test equipment) vendors.

The main focus for the 1149.6 working group is to include support of the IEEE Std 1149.1-2013 for the initialization pro-cess during testing and configuration of high-speed differential signals or AIO (advance input/output) test receivers and drivers using the PDL.

If history were to guide us, we can see that the adoption of the 1149.1 and 1149.6 standards were magnified when the netcom industry demanded new standards match their needs. This time, not only the netcom industry, but other industry segments, such as computing, infotainment and mobile com-puting, are demanding increased coverage of boundary scan to include access into the internal embedded instruments, as well as BIST during board or system testing, as they recover test coverage lost with the decreasing test access on printed circuit board assemblies.

×

Please have a salesperson contact me.

*Indicates required field

Preferred method of communication? *Required Field
Preferred method of communication? Change email?
Preferred method of communication?

By clicking the button, you are providing Keysight with your personal data. See the Keysight Privacy Statement for information on how we use this data.

Thank you.

A sales representative will contact you soon.

Column Control DTX