Choose a country or area to see content specific to your location
Application Notes
Introduction
Let’s start with a brief preface into the ‘why’ and ‘what’ of Boundary Scan and later delve into the crux of this paper of Board Design for Testability (DFT) guidelines.
Boundary Scan is also known as IEEE standard 1149.1. This standard was formalized in 1990 by a group called Joint Test Action Group (JTAG). This came into existence due to the increasing complexities in validating the IC design rules and testing on printed circuit board assemblies (PCBAs). Advancements in IC technology and device packaging led to miniaturization of chips. With massive miniaturization, the access to chip for its testing became limited. Convergence led to having multiple chips (with minimal access) on the same PCB. All these aspects posed:
Unlock Content
Sign up for free
*Indicates required field
Thank you.
Your form has been successfully submitted.
Note: Clearing your browser cache will reset your access. To regain access to the content, simply sign up again.
×
Please have a salesperson contact me.
*Indicates required field
Thank you.
A sales representative will contact you soon.