Column Control DTX

Forward Clocking – Receiver (RX) Jitter Tolerance Test

Application Notes

Introduction

J-BERT N4903B highperformance serial BERT with complete jitter tolerance testing for forward clocking topologies

  • All jitter sources built-in (DJ, RJ, ISI, SI)
  • Half-rate clocking wit duty cycle variation
  • Common and differential mode interference
  • Flexible pattern sequencer
  • Automated measurements for RX and TX physical layer parameters

This document describes the receiver (Rx) jitter tolerance test requirements resulting from forward clocking topologies. It explains how these requirements can be efficiently fulfilled for compliance and characterization test by using the Keysight Technologies, Inc. J-BERT N4903B high-performance serial BERT with complete jitter tolerance testing. Traditional synchronous clock distribution reaches a limit at several hundred megabits per second (Mb/s.) As the data rate goes up, setup and hold times become increasing critical, particularly given the manufacturing tolerances of chips and PC boards. 

×

Please have a salesperson contact me.

*Indicates required field

Preferred method of communication? *Required Field
Preferred method of communication? Change email?
Preferred method of communication?

By clicking the button, you are providing Keysight with your personal data. See the Keysight Privacy Statement for information on how we use this data.

Thank you.

A sales representative will contact you soon.

Column Control DTX