Here’s the page we think you wanted. See search results instead:

 

Contact an Expert

Testing DDR on limited access boards using boundary scan silicon nails

1   Hour | Webcast - recorded | Where & When

WHAT IS THE WEBCAST ABOUT

DDRs or NAND device pins are usually not assigned testpoints. This is mostly because testpoints introduce noise to the high-speed signal paths on these pins. This session describes how to get around this issue of lost test access to test these memory devices.

WHO SHOULD ATTEND

NPI engineers, R&D PCB layout engineers, product managers who want to design their products to be compliant to boundary scan standards to take advantage of the testpoint savings capabilities of boundary scan, and who want to get a better understanding of how boundary scan can help simplify test yet maintain test coverage on the on-board devices on limited test access boards.

Test managers, Test engineers, NPI engineers who develop or maintain in-circuit test or boundary scan tests in production and want to have a better understanding of boundary scan applications and how to use boundary scan more effectively on their products with limited test access.

PRESENTERS

John Pendlebury, Manufacturing Systems Division, Americas Field Sales at Keysight Technologies
Graduated from Liverpool University with a degree in Electronics Engineering. Worked for a number of companies before joining HP in 1987 to support ICT in the UK and Europe.
Transferred to the US in 1999 to work in the Test Solutions Center supporting the 3079 and 3070 family of products.

Since moving to the US John has worked extensively with OEMs here and also with their CM partners in Asia.He has extensive Boundary Scan experience and works with both the 3070 and Keysight’s x1149 Boundary Scan analyzer, specializing in complex silicon and DDR testing.

Doug E Olson, Manufacturing Systems Division, Americas Field Sales at Keysight Technologies
Graduated from College in Wisconsin with a EE degree, worked at Contract Electrical Manufacturing (CEM) in Minnesota for over 13 years designing Functional and In-Circuit test strategies for our Customers. Joined Hewlett Packard (HP) in California as an instructor; teaching Customer how to use the i3070 Board Test System and I also developed the Boundary Scan training class for the i3070 Board Test Systems. In 1998 I transferred to a Field Application Engineering role for HP/Agilent/Keysight working with several Customers in the Silicon Valley, providing insight and training on how to affectively leverage the New Test Technologies on the i3070 Test System. Today I am working with Agilent/Keysight’s x1149 Boundary Scan Analyzer to assist our Customer to continue to increase and/or maintain affective diagnostic test coverage as designs become more complex with decreasing test access (test points).

Where & When

Price Location For more information
Free At Your PC Enroll to view the October 30, 2014 recorded broadcast 

Prices shown are list prices and are subject to change without notice.