Sprechen Sie mit einem Experten

High-Speed Digital

Zur Ansicht dieses Textes, benötigen Sie einen Browser der JavaScript und Adobe Flash Player kompatibel ist

Flash herunterladen 

In digital standards, every generational change puts new risks in your path. We see it firsthand when creating our products and working with engineers like you. Keysight’s solution set for high-speed digital test is a combination of instrumentation and broad expertise built on our ongoing involvement with industry experts. By sharing our latest experiences, we can help anticipate challenges and accelerate your ability to create products you’ll be proud of. Keysight - achieve your best design.

Navigate the entire design cycle

Explore this web site for solutions within all four stages of the design cycle as well as the crucial—and integral—field of signal integrity analysis.

Explore YouTube Videos 

1-25 of 182

Sort:
Keysight EEsof EDA Newsletter - Product and Application News 
Keep tabs on the latest product and application news and review the archives of the Keysight EEsof EDA Newsletter.

Newsletter 2014-08-11

 
ADS Videos on YouTube 
Advanced Design System (ADS) Video Library playlist in Keysight EEsof EDA's Channel on YouTube

Demo 2014-08-06

 
High Speed Digital Design and Simulation Videos on YouTube 
Keysight EEsof EDA's High Speed Digital Design and Simulation video playlist on YouTube.

Demo 2014-08-06

 
RF and Microwave Industry-Ready Student Certification Program 
This program confirms a student’s technical knowledge, design expertise, and hands-on measurement proficiency in the use of Keysight EEsof EDA software design tools and Keysight instruments.

Brochure 2014-08-03

PDF PDF 576 KB
Controlled Impedance Line Designer in ADS 
The Controlled Impedance Line Designer in ADS enables signal integrity engineers to do pre-layout controlled impedance line design by optimizing the substrate stack up and the transmission line geometry.

Demo 2014-08-01

 
New ADS DDR4 Compliance Test Bench for Solving the Simulation-Measurement Correlation Challenge 
Agilent introduces Advanced Design System DDR4 Compliance Test Bench, which enables a complete workflow for DDR4 engineers from simulation of a candidate design through measurement of the finished prototype. The solution is ideal for semiconductor companies developing DDR controller IP; those developing DRAM chips and DIMMs; and OEMs integrating the controller and DIMM into a system using PCB technology.

Press Materials 2014-06-30

 
Network Analyzer Time Domain Reflectometry (TDR) Measurements – Granite River Labs 
Network Analyzer Time Domain Reflectometry (TDR) Measurements from Granite River Labs and Keysight

Solution Brief 2014-04-29

 
Discovering ADS 
A collection of Keysight EEsof EDA ADS video demonstrations and tutorials

Demo 2014-03-20

 
ADS 2014 Dramatically Improves Design Productivity and Efficiency 
Agilent announces a powerful new version of Advanced Design System software, ADS 2014. Designed to dramatically improve design productivity and efficiency with new technologies and capabilities, ADS 2014 is the software's most significant ADS release to date.

Press Materials 2014-02-20

 
Digital Design & Interconnect Standards - Brochure 
Brochure shows Keysight’s high-speed digital solution set , a range of essential tools, measurement and simulation—that will help cut through the challenges of gigabit digital designs.

Brochure 2014-02-20

PDF PDF 6.47 MB
Touchstone v2.0 SI/PI S-Parameter Models for Simultaneous Switching Noise (SSN) Analysis of DDR4 
This paper presents a methodology to setup and analyze Simultaneous Switching Noise for DDR4 applications using Touchstone v2.0 models.

Article 2014-02-18

PDF PDF 8.07 MB
IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links 
This paper presents a novel retimer modeling approach based on IBIS-AMI to capture the performance of a retimer that operates up to 15 Gbps.

Article 2014-02-18

PDF PDF 1.78 MB
De-Mystifying the 28 Gb/s PCB Channel: Design to Measurement 
This paper demonstrates a design methodology for 28 Gb/s SERDES channels using Xilinx Virtex-7 Tx to show the required trade-offs that enable robust performance that is easy to verify with measurement.

Article 2014-02-18

PDF PDF 2.99 MB
Mechanism of Jitter Amplification in Clock Channels 
In this paper. jitter amplification in clock channels is analyzed analytically using the techniques developed in "Frequency domain analysis of jitter amplification in clock channels."

Article 2014-02-18

PDF PDF 671 KB
Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies 
This paper presents case studies for model-to-model & model-to-lab correlation methods & compares favorable/unfavorable factors for both methods. 10G, 11.5G and 23G SerDes data are used as examples.

Article 2014-02-18

PDF PDF 3.28 MB
Tips and Advanced Techniques for Characterizing a 28 Gb/s Transceiver 
This paper shows the right combination of measurement and simulation techniques, and how the previously existing barriers for using de-embedding have been eliminated.

Article 2014-02-18

PDF PDF 3.82 MB
Modeling, Extraction and Verification of VCSEL Model for Optical IBIS AMI 
A technique of modeling and extraction of VCSEL devices for IBIS-AMI has been proposed.

Article 2014-02-18

PDF PDF 947 KB
Sanjay Gangal of EDACafé interviews Colin Warwick on New SI and EM Products at Designcon 2014 
Sanjay Gangal, V.P. Sales & Marketing at EDACafé interviews Colin Warwick, Product Manager at Keysight Technologies, at Designcon 2014, .

Demo 2014-02-04

 
ADS Controlled Impedance Line Designer Solves Key Challenges in Designing Chip-to-Chip Links 
Agilent introduces Agilent EEsof EDA’s Controlled Impedance Line Designer. The software product quickly and accurately optimizes stack up and line geometry for multigigabit-per-second chip-to-chip links, using the most relevant metric.

Press Materials 2014-01-27

 
High Precision Time Domain Reflectometry - Application Note 
Time domain reflectometry (TDR) is a well-established technique for verifying the impedance and quality of signal pats in components, interconnects, and transmission lines.

Application Note 2014-01-23

Agilent Technologies to Exhibit Digital Design and Test Solutions at DesignCon 2014 
Agilent announced it will exhibit its high-speed digital solutions shown at DesignCon 2014, Jan. 29-30, Booth 201, in Santa Clara. The products offer a wide range of essential tools to help engineers design, simulate, analyze, debug and achieve compliant designs while meeting the challenges of gigabit digital designs.

Press Materials 2014-01-22

 
Quick Start for Signal Integrity Design Using Advanced Design System (ADS) 
This demo guide is a part of the high-speed digital design workflow for signal integrity engineers using Advanced Design System.

Technical Overview 2014-01-20

PDF PDF 3.80 MB
EDA Support Services 
Keysight Support Services for EDA Products offers customers several benefits otherwise not available. This service is designed to help you get the most out of your software purchases.

Brochure 2013-11-09

PDF PDF 128 KB
Introducing Physics-Based VCSEL Model to Solve Challenges in Designing Rack-to-Rack Opto Links 
Agilent introduces a physics-based model for its opto model library that quickly and accurately solves the challenges posed by signal distortion in vertical cavity surface emitting lasers (VCSELs) used in rack-to-rack opto links.

Press Materials 2013-10-23

 
Keysight EEsof EDA Premier Communications Design Software 
The Keysight EEsof EDA catalog provides an excellent overview of all of Keysight's Electronic Design Automation (EDA) tools.

Catalog 2013-10-07

PDF PDF 8.61 MB

1 2 3 4 5 6 7 8 Next