聯絡是德專家

高速數位

本內容需使用具 JavaScript 啟用的瀏覽器或Adobe Flash Player 觀看

取得 Flash 

每一代數位標準的變化,都會帶來新的產品設計風險。藉由與業界專家以及像您這樣的工程師共同合作,我們得以取得第一手資訊並順利開發產品。 是德高速數位測試解決方案建構於我們不斷與業界專家進行溝通交流的量測技術與專業知識之上。 藉由與您分享我們最先進的量測專業知識,是德可協助您順利克服挑戰,並且加速推出傲視業界的產品。是德是協助您實現最佳設計的推手。

瀏覽整個設計周期

請瀏覽產品網頁,以便觀看並尋找在設計週期的四個階段以及執行重要的信號完整度分析所需的解決方案。

觀看YouTube影片 

1-25 / 183

排序:
Keysight EEsof EDA Newsletter - Product and Application News 
Keep tabs on the latest product and application news and review the archives of the Keysight EEsof EDA Newsletter.

新聞簡訊 2014-09-09

 
ADS Videos on YouTube 
Advanced Design System (ADS) Video Library playlist in Keysight EEsof EDA's Channel on YouTube

基本展示 2014-08-06

 
High Speed Digital Design and Simulation Videos on YouTube 
Keysight EEsof EDA's High Speed Digital Design and Simulation video playlist on YouTube.

基本展示 2014-08-06

 
Modeling, Extraction and Verification of VCSEL Model for Optical IBIS AMI 
A technique of modeling and extraction of VCSEL devices for IBIS-AMI has been proposed.

專文 2014-08-04

PDF PDF 1.18 MB
RF and Microwave Industry-Ready Student Certification Program 
This program confirms a student’s technical knowledge, design expertise, and hands-on measurement proficiency in the use of Keysight EEsof EDA software design tools and Keysight instruments.

型錄 2014-08-03

PDF PDF 576 KB
Simulating High-Speed Serial Channels with IBIS-AMI Models 
This paper reviews some of the benefits and limitations of using IBIS models and introduces the new AMI extensions to the latest IBIS version 5.0 specification.

應用手冊 2014-08-01

Controlled Impedance Line Designer in ADS 
The Controlled Impedance Line Designer in ADS enables signal integrity engineers to do pre-layout controlled impedance line design by optimizing the substrate stack up and the transmission line geometry.

基本展示 2014-08-01

 
High Speed Digital Design with Advanced Design System 
This brochure describes 3 ADS suites of applicable simulators, libraries, and capabilities for signal integrity engineers.

型錄 2014-07-31

PDF PDF 1.33 MB
New ADS DDR4 Compliance Test Bench for Solving the Simulation-Measurement Correlation Challenge 
Agilent introduces Advanced Design System DDR4 Compliance Test Bench, which enables a complete workflow for DDR4 engineers from simulation of a candidate design through measurement of the finished prototype. The solution is ideal for semiconductor companies developing DDR controller IP; those developing DRAM chips and DIMMs; and OEMs integrating the controller and DIMM into a system using PCB technology.

新聞資料 2014-06-30

 
Discovering ADS 
A collection of Keysight EEsof EDA ADS video demonstrations and tutorials

基本展示 2014-03-20

 
Digital Design & Interconnect Standards - Brochure 
Brochure shows Keysight’s high-speed digital solution set , a range of essential tools, measurement and simulation—that will help cut through the challenges of gigabit digital designs.

型錄 2014-02-20

PDF PDF 6.47 MB
ADS 2014 Dramatically Improves Design Productivity and Efficiency 
Agilent announces a powerful new version of Advanced Design System software, ADS 2014. Designed to dramatically improve design productivity and efficiency with new technologies and capabilities, ADS 2014 is the software's most significant ADS release to date.

新聞資料 2014-02-20

 
Tips and Advanced Techniques for Characterizing a 28 Gb/s Transceiver 
This paper shows the right combination of measurement and simulation techniques, and how the previously existing barriers for using de-embedding have been eliminated.

專文 2014-02-18

PDF PDF 3.82 MB
IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links 
This paper presents a novel retimer modeling approach based on IBIS-AMI to capture the performance of a retimer that operates up to 15 Gbps.

專文 2014-02-18

PDF PDF 1.78 MB
Mechanism of Jitter Amplification in Clock Channels 
In this paper. jitter amplification in clock channels is analyzed analytically using the techniques developed in "Frequency domain analysis of jitter amplification in clock channels."

專文 2014-02-18

PDF PDF 671 KB
De-Mystifying the 28 Gb/s PCB Channel: Design to Measurement 
This paper demonstrates a design methodology for 28 Gb/s SERDES channels using Xilinx Virtex-7 Tx to show the required trade-offs that enable robust performance that is easy to verify with measurement.

專文 2014-02-18

PDF PDF 2.99 MB
Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies 
This paper presents case studies for model-to-model & model-to-lab correlation methods & compares favorable/unfavorable factors for both methods. 10G, 11.5G and 23G SerDes data are used as examples.

專文 2014-02-18

PDF PDF 3.28 MB
Touchstone v2.0 SI/PI S-Parameter Models for Simultaneous Switching Noise (SSN) Analysis of DDR4 
This paper presents a methodology to setup and analyze Simultaneous Switching Noise for DDR4 applications using Touchstone v2.0 models.

專文 2014-02-18

PDF PDF 8.07 MB
Sanjay Gangal of EDACafé interviews Colin Warwick on New SI and EM Products at Designcon 2014 
Sanjay Gangal, V.P. Sales & Marketing at EDACafé interviews Colin Warwick, Product Manager at Keysight Technologies, at Designcon 2014, .

基本展示 2014-02-04

 
ADS Controlled Impedance Line Designer Solves Key Challenges in Designing Chip-to-Chip Links 
Agilent introduces Agilent EEsof EDA’s Controlled Impedance Line Designer. The software product quickly and accurately optimizes stack up and line geometry for multigigabit-per-second chip-to-chip links, using the most relevant metric.

新聞資料 2014-01-27

 
High Precision Time Domain Reflectometry - Application Note 
Time domain reflectometry (TDR) is a well-established technique for verifying the impedance and quality of signal pats in components, interconnects, and transmission lines.

應用手冊 2014-01-23

Agilent Technologies to Exhibit Digital Design and Test Solutions at DesignCon 2014 
Agilent announced it will exhibit its high-speed digital solutions shown at DesignCon 2014, Jan. 29-30, Booth 201, in Santa Clara. The products offer a wide range of essential tools to help engineers design, simulate, analyze, debug and achieve compliant designs while meeting the challenges of gigabit digital designs.

新聞資料 2014-01-22

 
Quick Start for Signal Integrity Design Using Advanced Design System (ADS) 
This demo guide is a part of the high-speed digital design workflow for signal integrity engineers using Advanced Design System.

技術總覽 2014-01-20

PDF PDF 3.80 MB
網路分析儀時域反射量測技術 
是德和Granite River Labs合作開發之網路分析儀時域反射 (TDR) 量測技術

解決方案簡介 2014-01-15

 
EDA Support Services 
Keysight Support Services for EDA Products offers customers several benefits otherwise not available. This service is designed to help you get the most out of your software purchases.

型錄 2013-11-09

PDF PDF 128 KB

1 2 3 4 5 6 7 8 下一頁