전문가 상담

고속 디지털

본 페이지는 자바스크립트가 허용된 브라우저와 어도비 플래쉬 플레이어가 있어야 정상적으로 보실 수 있습니다.

플래쉬 다운로드 

기가비트 디지털 설계의 어려움 극복

디지털 신호가 기가비트 속도에 이르면 예상치 못한 문제들이 생기기 마련입니다. 프로젝트를 다시 정상 궤도로 올려놓기 위해 우선 최상의 툴이 필요합니다. 또한, 신호 무결성을 위해 프로젝트의 모든 단계에서 평가가 필요합니다. 키사이트 고속 디지털 솔루션 세트는 측정 및 시뮬레이션을 위한 필수 툴로 구성되어 기가비트 디지털 설계의 어려움을 해결해드립니다. 키사이트 툴은 시간 및 주파수 도메인에 대한 가시성을 높여 근본적 문제를 드려내고 인증 설계를 보장합니다. 키사이트와 함께 한다면 정확성, 최적화 및 적시 프로젝트 완료를 현실화하는 힘이 생깁니다.

전체 설계 주기 탐색

이 웹사이트에서 설계 주기의 4개 단계 및 신호 무결성 분석의 중요 및 필수 분야 내에서 솔루션을 찾으십시오.

유튜브 동영상 보기 

1-25 / 182

정렬방식:
Keysight EEsof EDA Newsletter - Product and Application News 
Keep tabs on the latest product and application news and review the archives of the Keysight EEsof EDA Newsletter.

뉴스레터 2014-09-09

 
High Speed Digital Design and Simulation Videos on YouTube 
Keysight EEsof EDA's High Speed Digital Design and Simulation video playlist on YouTube.

기본 데모 2014-08-06

 
ADS Videos on YouTube 
Advanced Design System (ADS) Video Library playlist in Keysight EEsof EDA's Channel on YouTube

기본 데모 2014-08-06

 
Quick Start for Signal Integrity Design Using Advanced Design System (ADS) – Technical Overview 
This demo guide is a part of the high-speed digital design workflow for signal integrity engineers using Advanced Design System.

기술 개요 2014-08-04

PDF PDF 3.82 MB
Modeling, Extraction and Verification of VCSEL Model for Optical IBIS AMI 
A technique of modeling and extraction of VCSEL devices for IBIS-AMI has been proposed.

기사 2014-08-04

PDF PDF 1.18 MB
EDA Support Services 
Keysight Support Services for EDA Products offers customers several benefits otherwise not available. This service is designed to help you get the most out of your software purchases.

브로셔 2014-08-03

PDF PDF 465 KB
An Innovative Simulation Workflow for Debugging High-Speed Digital Designs Using Jitter Separation 
This paper presents a new simulation workflow for jitter separation analysis.

어플리케이션 노트 2014-08-03

Keysight EEsof EDA Software and Modular Solutions for Universities 
Keysight works in collaboration with universities to provide tools that enable education and research for the engineers of tomorrow. The brochure outlines available programs, software and hardware.

브로셔 2014-08-03

PDF PDF 1.44 MB
RF and Microwave Industry-Ready Student Certification Program 
This program confirms a student’s technical knowledge, design expertise, and hands-on measurement proficiency in the use of Keysight EEsof EDA software design tools and Keysight instruments.

브로셔 2014-08-03

PDF PDF 576 KB
Analysis of Test Coupon Structures for the Extraction of High Frequency PCB Material Properties 
Exploration of the addition of Beatty series resonant impedance structures to improve the accuracy of extracting PCB material properties for the purpose of constructing 3D-EM simulations.

어플리케이션 노트 2014-08-03

PDF PDF 2.19 MB
Controlled Impedance Line Designer in ADS 
The Controlled Impedance Line Designer in ADS enables signal integrity engineers to do pre-layout controlled impedance line design by optimizing the substrate stack up and the transmission line geometry.

기본 데모 2014-08-01

 
Simulating High-Speed Serial Channels with IBIS-AMI Models 
This paper reviews some of the benefits and limitations of using IBIS models and introduces the new AMI extensions to the latest IBIS version 5.0 specification.

어플리케이션 노트 2014-08-01

Time Domain Reflectometry Theory - Application Note 
When compared to other measurement techniques, time domain reflectometry provides a more intuitive and direct look at the DUT's characteristics.

어플리케이션 노트 2014-07-31

High Speed Digital Design with Advanced Design System 
This brochure describes 3 ADS suites of applicable simulators, libraries, and capabilities for signal integrity engineers.

브로셔 2014-07-31

PDF PDF 1.33 MB
New ADS DDR4 Compliance Test Bench for Solving the Simulation-Measurement Correlation Challenge 
Agilent introduces Advanced Design System DDR4 Compliance Test Bench, which enables a complete workflow for DDR4 engineers from simulation of a candidate design through measurement of the finished prototype. The solution is ideal for semiconductor companies developing DDR controller IP; those developing DRAM chips and DIMMs; and OEMs integrating the controller and DIMM into a system using PCB technology.

보도자료 2014-06-30

 
Network Analyzer Time Domain Reflectometry (TDR) Measurements – Granite River Labs 
Network Analyzer Time Domain Reflectometry (TDR) Measurements from Granite River Labs and Keysight

솔루션 개요 2014-04-29

 
Discovering ADS 
A collection of Keysight EEsof EDA ADS video demonstrations and tutorials

기본 데모 2014-03-20

 
Digital Design & Interconnect Standards - Brochure 
Brochure shows Keysight’s high-speed digital solution set , a range of essential tools, measurement and simulation—that will help cut through the challenges of gigabit digital designs.

브로셔 2014-02-20

PDF PDF 6.47 MB
ADS 2014 Dramatically Improves Design Productivity and Efficiency 
Agilent announces a powerful new version of Advanced Design System software, ADS 2014. Designed to dramatically improve design productivity and efficiency with new technologies and capabilities, ADS 2014 is the software's most significant ADS release to date.

보도자료 2014-02-20

 
Touchstone v2.0 SI/PI S-Parameter Models for Simultaneous Switching Noise (SSN) Analysis of DDR4 
This paper presents a methodology to setup and analyze Simultaneous Switching Noise for DDR4 applications using Touchstone v2.0 models.

기사 2014-02-18

PDF PDF 8.07 MB
IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links 
This paper presents a novel retimer modeling approach based on IBIS-AMI to capture the performance of a retimer that operates up to 15 Gbps.

기사 2014-02-18

PDF PDF 1.78 MB
De-Mystifying the 28 Gb/s PCB Channel: Design to Measurement 
This paper demonstrates a design methodology for 28 Gb/s SERDES channels using Xilinx Virtex-7 Tx to show the required trade-offs that enable robust performance that is easy to verify with measurement.

기사 2014-02-18

PDF PDF 2.99 MB
Mechanism of Jitter Amplification in Clock Channels 
In this paper. jitter amplification in clock channels is analyzed analytically using the techniques developed in "Frequency domain analysis of jitter amplification in clock channels."

기사 2014-02-18

PDF PDF 671 KB
Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies 
This paper presents case studies for model-to-model & model-to-lab correlation methods & compares favorable/unfavorable factors for both methods. 10G, 11.5G and 23G SerDes data are used as examples.

기사 2014-02-18

PDF PDF 3.28 MB
Tips and Advanced Techniques for Characterizing a 28 Gb/s Transceiver 
This paper shows the right combination of measurement and simulation techniques, and how the previously existing barriers for using de-embedding have been eliminated.

기사 2014-02-18

PDF PDF 3.82 MB

1 2 3 4 5 6 7 8 다음