Contact an Expert

Digital Design & Interconnect Standards

This content requires a browser with JavaScript enabled and the Adobe Flash Player.

Get Flash 

In digital standards, every generational change puts new risks in your path. We see it first hand when creating our products and working with engineers like you. Keysight’s solution set for high-speed digital test is a combination of instrumentation and broad expertise built on our ongoing involvement with industry experts. By sharing our latest experiences, we can help anticipate challenges and accelerate your ability to create products you’ll be proud of.

Keysight - Insights for your best design

Achieve signal integrity in high-speed design with these useful tools, demos, videos and more . Learn more about Digital Design & Interconnect solutions from Keysight. 

Explore YouTube Videos 

Refine the List

By Industry/Technology

By Type of Content

By Product Category

76-100 of 140

Measuring Power Rail Signal Integrity with Oscilloscopes Webcast 
Original broadcast October 29, 2014

Webcast - recorded

Minimizing Crosstalk in Hi-Speed Interconnects using Measurement-based Modeling 
This Presentation presented by Mike Resso (Agilent Technologies) focuses on minimizing crosstalk in high speed interconnects using measurement-based modeling.

Seminar Materials 2006-09-01

MIPI M-PHY, D-PHY and C-PHY Receiver Testing – Today and Tomorrow 
Original broadcast October 21, 2014

Webcast - recorded

MIPI Physical Layer Standards and Receiver Test Solutions Webcast 
Original broadcast May 13, 2015

Webcast - recorded

MIPI – Overcome Test Challenges to Ensure Interoperability for your PHY Webcast 
Original broadcast June 23, 2015

Webcast - recorded

Modeling, Measurement, and Verification of PCI Express® 4.0 Webcast 
Original broadcast October 28, 2015

Webcast - recorded

Navigating 4800 Mb/s DDR4 and LPDDR4 Memory Traces and Eye Scans Webcast 
Live broadcast December 9, 2015; 10am PT / 1pm ET


Network Analysis Back to Basics Webcast 
Recorded broadcast August 21, 2013

Webcast - recorded

New 2014 Keysight EEsof EDA Simulation Tools for Signal Integrity, Power Integrity and EMI/EMC 
In this seminar, leading Keysight EEsof EDA R&D Designers provide a first-hand look at the new HSD features for the world class ADS transient and channel convolution simulators.

Seminar Materials 2014-09-18

New 2015 Keysight EEsof EDA Simulation Tools for Signal Integrity and Power Integrity 
In this seminar, leading Keysight EEsof EDA R&D Designers provide a first-hand look at the new HSD features for signal integrity and power integrity simulation.

Seminar Materials 2015-07-24

Next generation BERT Ensures Signal Integrity in High-speed Digital Designs Webcast 
Original broadcast January 21, 2014

Webcast - recorded

One Size Does Not Fit All - Choose the Right Instrument Form Factor Webcast 
Original broadcast March 11, 2015

Webcast - recorded

Optimizing 100G Ethernet Electrical Measurements Webcast 
Original broadcast December 10, 2014

Webcast - recorded

Oscilloscope Measurements Webcast Series 
Live and on-demand broadcasts that will teach you how to make precise measurements with its Infiniium line of real-time and sampling oscilloscopes.


Overcome High Speed Digital Design Challenges Webcast Series 
Series of live and on-demand webcasts

Webcast - recorded

Overcome PI Challenges on Perforated Power/Groung Planes 
This presentation explains a different approach that's applicable to PI analysis on cost reduced consumer boards whose power/ground planes are perforated with signal traces.

Seminar Materials 2012-01-19

Overcome Signal Integrity Challenges in the multigigabit(s) Era 
When digital signals reach gigabit/s speeds, the unpredictable becomes the norm. The process of getting your project back on track starts with the best tools for the job.

Seminar Materials 2011-12-15

Overcoming MIPI M-PHY Protocol Layer Test Challenges Webcast 
Live broadcast August 26, 2014; 10am PT / 1pm ET


Overcoming Return-Path-Discontinuity in DDR3 and GDDR5 Memory-Controller Packages 
A day in the life of a Memory Architect.

Seminar Materials 2011-10-24

Overcoming Test Challenges of 100Gb Ethernet and Beyond Webcast 
Original broadcast January 15, 2015

Webcast - recorded

PAM-4 Transmitter and Receiver Design Characterization Solutions Webcast 
Original broadcast May 21, 2015

Webcast - recorded

PCB Materials, Simulations, and Measurements for 32 Gb/s Webcast 
Original broadcast January 22, 2015

Webcast - recorded

PCI Express 3.0 Compliance - Successfully Navigating the Standard Webcast 
Original broadcast May 7, 2013

Webcast - recorded

PCI Express 3.0 Receiver test of ASICs- how to face this challenge - webcast 
When PCIe 3.0 was generated, it was a goal to re-use the existing passive infrastructure - the channels. With nearly double the signal rate (8Gb/s vs. 5Gb/s), the error free transmission now heavily depends on the RX. Therefore it is now normati...

Webcast - recorded

PCIe - Assuring Gen4 Tx/Rx Performance with Hot TDR Webcast 
Original broadcast September 9, 2015

Webcast - recorded


Previous 1 2 3 4 5 6 Next