Here’s the page we think you wanted. See search results instead:

 

Contact an Expert

PCI Express® (PCIe) Design & Test

Peripheral Component Interconnect Express, officially abbreviated as PCIe® or PCI Express®, is a computer expansion bus standard designed to replace the older bus standards such as PCI. 

PCIe 2.0 doubles the transfer rate of PCIe 1.0 to 5 GT/s and the per-lane throughput rises from 250 MB/s to 500 MB/s.

PCIe 3.0 has a 8 GT/s bit rate which is backward compatible with PCIe 2.0 and effectively delivers double the PCIe 2.0 bandwidth. 

Regardless of the generation of PCIe design you are testing or the PCI Express design challenges you are facing, Keysight offers a complete solution set from design to test. Work with Keysight and gain insights for you best PCIe design.

See measurement solution examples to discover specific solutions for your PCIe needs

Explore YouTube Videos 

What's New

1-9 of 9

Sort:
DDR4/LPDDR4 – Overcome the Barriers of Testing and Probing High-Speed Memory Systems Webcast 
Original broadcast April 23, 2015

Webcast - recorded

 
DesignCon 2014 
Jan 28-31, 2014; Santa Clara Convention Center Download papers presented, order the AEF DVD

Tradeshow

 
DesignCon 2015 
Download Keysight's papers from Technical Conference; Jan 27-29, 2015; Santa Clara Convention Center

Tradeshow

 
DisplayPort 1.3 – PHY Layer Test Requirements Webcast 
Live broadcast May 27, 2015; 10am PT / 1pm ET

Webcast

 
MIPI – Overcome Test Challenges to Ensure Interoperability for your PHY Webcast 
Original broadcast June 23, 2015

Webcast - recorded

 
Physical Layer design challenges for PCI Express® 3.0 and 2.0 designs 
You will learn advanced techniques for PCI Express phy-layer validation covering the latest PCIe 3.0 specification requirements as well as practical extensions to PCIe 2.0 and 1.1 designs. This seminar analyzes transmitter and receiver performance.

Webcast - recorded

 
The Type-C Revolution Demands Design and Test Innovations Webcast 
Live broadcast February 25, 2016; 10am PT / 1pm ET

Webcast

 
USB Type-C Connector Webcast: A Validation Engineer's Dream! 
Live broadcast February 17, 2016; 10am PT / 1pm ET

Webcast

 
Validate PCIe® Power Saving with L1 Substate Analysis Webcast 
Original broadcast June 17, 2015

Webcast - recorded