Phase-Locked Loops (PLL)
Design, synthesize, and simulate phase-locked loops (PLL) and frequency synthesizers with a comprehensive array of design and simulation tools. Make sure that critical performance goals can be achieved and reliably manufactured. Critical characteristics such as settling time and phase noise can be investigated and optimized for superior performance using Keysight's EDA software products such Advanced Design System (ADS), GoldenGate RFIC Simulator and/or Genesys.
After your design is complete, Keysight's electronic measurement equipment, such as Signal Source Analyzer, Oscilloscopes and Spectrum Analyzers, can help you measure and verify your prototype and products.
The E5052B SSA Signal Source Analyzer provides fast and accurate measurements for PLL/VCO design and manufacturing, and contributes to producing high-quality profitable products with a shorter lead time. Phase noise, AM noise, Lockup time, VCO tuning performance, Harmonics, DC supply noise, you can evaluate all with this one box solution.
Refine the List
By Type of Content
By Product Category
All Product Categories
Electronic Design Automation Software
Advanced Design System (ADS)
ADS Simulation Elements
- W2200BP Advanced Design System (ADS) Core (1)
- W2307EP Controlled Impedance Line Designer Element (1)
- W2301EP Circuit Envelope Element (1)
- W2302EP Transient Convolution Element (1)
- W2312EP Transient Convolution Distributed Computing 8-pack (1)
- W2317EP DDR Bus Simulator Distributed Computing 8-Pack (1)
- W2500EP ADS Transient Convolution GT (1)
- ADS Simulation Elements
- Advanced Design System (ADS)
- Electronic Design Automation Software
1-3 of 3
2014 Keysight EEsof EDA Training Course Calendar
Scheduled Keysight EEsof courses for the United States and Canada
Keysight EEsof EDA Customer Education and Services
Brief overview of Keysight EEsof EDA Customer Education and Services.
Training Materials 2010-08-11
Presentation on Simulating Phase Locked Loops using ADS
This Presentation details PLL simulation using ADS, Envelope simulation, PLL component behavioral modeling, Phase noise, Spurs, Fractional N-simulation and Divide ratio using sigma delta modulator.
Seminar Materials 2010-08-19
PDF 1 MB