Here’s the page we think you wanted. See search results instead:

 

Contact an Expert

Bit Error Ratio Test (BERT) Solution

Make the next leap forward with Keysight BERTs!

Keysight offers the broadest choice of BERTs - covering affordable manufacturing test and high-performance characterization and compliance testing up to 32 Gb/s

Keysight's Bit Error Ratio Test solutions allow the most accurate and efficient design verification, characterization, compliance and manufacturing test of high-speed communication ports for today's ASICs, components, modules and line-cards in the semiconductor, computer, storage and communication industry.

Keysight offers the broadest portfolio with four BERT families that address a variety of speed classes, usability concepts, and flexibility as well as application specific stimulus and analysis tools. All BERTs provide cost-effective and efficient in-depth insight into critical measurement tasks for today's and next generation devices with gigabit interfaces.

BERTs are used to test and characterize many high-speed digital interfaces:

QPI, FB-DIMM, PCI Express®, SATA,/SAS USB, Thunderbolt, DisplayPort, HDMI, MHL, MIPI, UHS-II, Fibre Channel, XAUI/10Gb Ethernet, CAUI/100GbE, CEI and other backplanes, XFI/XFP/SFP+/CFP modules, OTN, and PON-OLTs, Serdes, DAC, ADC, etc.

 

Device
under test

Bit rate Application
examples
Typical
requirements
Recommended
Keysight BERT/AWG
For R&D
Characterization, Compliance
For Manufacturing

High-speed serial
receiver in computer buses and backplanes

<16G QPI, PCI Express, SATA,
SAS, USB3, TBT, DP, SD,
UHS II, MIPI D-PHY/ M-PHY,
HDMI
 
data rates < 16 Gb/s,
calibrated jitter, SSC, ISI and S.I.,
clock recovery, pattern sequencing
J-BERT M8020A (N4903B)
M8030A * or ParBERT 81250*
n/a
<10G MIPI D-PHY/ C-PHY
HDMI, MHL
data rates < 10G, no loopback,
3-wire or multi-level
M8190A, M8195A n/a

Backplanes, Cables,
SERDES, AOC,
Repeaters

>10G -28G 10Gbase-KR4/-CR4,
CEI, IB, TBT
CAUI, CAUI 2/4
10Gbase-KR
data rates > 10 Gb/s, de-emphasis,
x-talk, PRBS
J-BERT M8020A, M8062A, N4960A, N4965A, (J-BERT N4903B/N4877A) n/a
<58G CEI-56G/112G,
400GbE
PAM-4, NRZ, PRBS M8040A n/a
Optical transceivers
and sub-components:
0.6 to 58Gb/s
<58G 400GbE, 64G FC PAM-4, NRZ, PRBS M8040A  
<28G 40G/100GbE,
32G FC,
CFP2/4
data rates > 16Gb/s
clean signals,
PRBS
N4960A, N4967A
J-BERT M8020A+M8062A
(N4903B+M8061A+N4877A)
N4960A, N4967A
10G 10G/40GbE, PON,
OTN,
8G/16G FC,
QSFP, SFP+, QFP

data rates 3 to 15Gb/s,
PRBS optical stress & sensitivity,
framed bursts

J-BERT M8020A, (N4903B+N4917A),
M8030A* or ParBERT*
N2101B,
N4906B-012,
N4962A
<4G 1GbE, XFP,
PON,
1G/2G/4G FC
data rates
< 3.5Gb/s,
fast bit synchronization, PRBS or framed bursts
N4906B-003,
ParBERT 3.3G
N5980A,
ParBERT

*for multi-lane
** up to 4 lanes

Download the Lightwave Catalog

1-23 of 23

Sort:
How to Test USB Type-C Alt Mode and the Standards Running Across It - Application Note
This application note discusses how Alt mode works with power delivery circuitry to transmit/receive unique data signals/more power, so Type-C can be used for many USB & non-USB, device connections/control.

Application Note 2016-04-29

PDF PDF 1.72 MB
USB 3.1 10G Type-C Receiver Testing - video
How do you test a USB 3.1 gen2 10G Type-C receiver? It can be very complex. This video provides an overview of intrinsic jitter requirements, automated calibration options, getting your device into loopback mode, and more!

Demo 2016-01-25

PCI Express® Design and Test from Electrical to Protocol - Brochure
This brochure provides insight into how to thoroughly simulate, characterize and validate PCI Express Designs.

Brochure 2015-08-17

PDF PDF 4.78 MB
J-BERT N4903B High-Performance Serial BERT - Data Sheet
This is a data sheet discussing the Keysight Technologies J-BERT N4903B High-Performance Serial BERT.

Data Sheet 2015-08-11

Forward Clocking - Receiver (RX) Jitter Tolerance Test with J-BERT N4903B High-P - Application Note
This document describes the requirements for forward clocking topology RX Jitter tolerance testing.

Application Note 2015-04-24

PDF PDF 2.22 MB
PCI Express Receiver Testing Responds To New Challenges - Article
PCI Express Receiver Testing Responds To New Challenges

Article 2015-03-24

HDMI and DisplayPort Design and Test – A Better Way - Brochure
Brochure covering Keysight’s HDMI and Displayport test solutions portfolio and applications, discussing measurement challenges and showing how the test solutions and services address these.

Brochure 2015-01-23

PDF PDF 11.70 MB
How to Test a MIPI M-PHY High-speed Receiver - Challenges and Keysight Solutions - Application Note
This application selectively describes critical parts of the MIPI M-Phy-specification and related receiver (RX) tests. It describes the main properties of the M-Phy interface.

Application Note 2013-08-06

PDF PDF 6.63 MB
N4880A Reference Clock Multiplier Data Sheet
This data sheet details how this reference clock multiplier can characterize receivers, lock the stressed pattern generator to the reference clock, and use multiple clock rates.

Data Sheet 2012-04-16

PDF PDF 3.31 MB
How to Pass Receiver Test According to PCI Express® 3.0 CEM Specification - Application Brief
This paper provides insight into the calibration method and tests, as well as the tools available. The biggest change between PCIe 2.x and rev. 3.0 is that RX test on cards will now be normative.

Application Note 2011-11-30

Advanced Techniques for PCIe 3.0 Receiver Testing-Paper - Application Note
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper

Application Note 2011-09-01

PDF PDF 2.20 MB
Accurate Calibration of Receiver Stress Test Signals for PCI Express® Rev. 3.0 - Application Note
This paper describes the calibration of the receiver-stress signal according to the base specification of PCIe3. The calibration of the RX test signal is different from PCIe 2.0.

Application Note 2011-06-22

Serial ATA Design and Test, A better way - Brochure
Keysight's SATA test solutions portfolio and applications, discussing measurement challenges and showing how the test solutions and services address these.

Brochure 2009-12-08

PDF PDF 1.43 MB
Solutions for HDMI Test - Brochure
Keysight Solutions for HDMI Test Thorough characterization and validation of HDMI-based designs

Brochure 2009-06-10

PDF PDF 1.17 MB
PCI Express® Revision 2 - Receiver Testing With J-BERT N4903A and 81150A Pulse - Application Note
Receiver Testing With J-BERT N4903A and 81150A Pulse

Application Note 2008-12-03

PDF PDF 1000 KB
Upgrade to PCI Express 2.0© Receiver Test - Application Note
The 15431A is a filter set for the 81150A. It generates the random jitter profile for testing PCI Express 2.0 receivers, to be used in conjunction with the N4903A. This fact sheet explains the upgrade.

Application Note 2008-10-24

PDF PDF 348 KB
Method of Implementation (MOI) for DisplayPort Sink Compliance Test - Application Note
Method of Implementation (MOI) for DisplayPort Sink Compliance Test

Application Note 2008-08-18

PDF PDF 1.87 MB
Calibrating optical stress signals for characterizing 10 Gb/s optical transceivers - App Note
Calibrating optical stress signals for characterizing 10 Gb/s optical transceivers

Application Note 2008-06-10

Using Receiver Tolerance Testing to Assess the Performance of High-Speed Devices - App Note
Using Receiver Tolerance Testing to Assess the Performance of High-Speed Devices

Application Note 2007-06-19

PDF PDF 214 KB
Automated USB 2.0 Receiver Compliance Test and Characterization with the Keysight N5990A - App Note
Automated USB 2.0 Receiver Compliance Test and Characterization with the Keysight N5990A Software Platform: 8 pages

Application Note 2007-01-31

PDF PDF 272 KB
BERT Application Brochure
Answers for your multi-gigabit test challenges

Brochure 2007-01-15

PDF PDF 1.37 MB
HDMI Sink and Source Compliance Test and Characterization - Application Note
In this product note examples are given for advanced, automated HDMI compliance tests and characterization based on a high bandwidth oscilloscope, a TMDS Signal Generator and the Test Automation Software Platform.

Application Note 2006-10-27

PCIe Revision 2 Receiver Jitter Tolerance Testing with J-BERT N4903B - Application Note
This document focuses on physical layer testing of the transmitter (TX) and receiver (RX) ports of PCI EXPRESS® (PCIe) devices.

Application Note 2006-01-30